To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}$, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April $1^{\text {st }}, 2010$<br>Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. 

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

## Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

## Renesns

## H8/300 Series, H8/300L Series <br> Application Note - Software

## Notice

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

## Contents <Table of Contents>

Section 1 Move Data ..... 1
1.1 Set Constants ..... 1
1.1.1 Function ..... 1
1.1.2 Arguments ..... 1
1.1.3 Internal Register and Flag Changes ..... 1
1.1.4 Specifications ..... 2
1.1.5 Note ..... 2
1.1.6 Description ..... 2
1.1.7 Flowchart. ..... 5
1.1.8 Program List ..... 6
1.2 Move Block 1 ..... 7
1.2.1 Function ..... 7
1.2.2 Arguments ..... 7
1.2.3 Internal Register and Flag Changes ..... 7
1.2.4 Specifications ..... 8
1.2.5 Note ..... 8
1.2.6 Description ..... 8
1.2.7 Flowchart ..... 12
1.2.8 Program List ..... 13
1.3 Move Block 2 (Example of the EEPMOV Instruction) ..... 14
1.3.1 Function ..... 14
1.3.2 Arguments ..... 14
1.3.3 Internal Register and Flag Changes ..... 14
1.3.4 Specifications ..... 15
1.3.5 Note ..... 15
1.3.6 Description ..... 15
1.3.7 Flowchart ..... 20
1.3.8 Program List ..... 22
1.4 Move Character Strings ..... 23
1.4.1 Function ..... 23
1.4.2 Arguments ..... 23
1.4.3 Internal Register and Flag Changes. ..... 23
1.4.4 Specifications ..... 24
1.4.5 Note ..... 24
1.4.6 Description ..... 25
1.4.7 Flowchart. ..... 28
1.4.8 Program List ..... 29
Section 2 Branch by Table ..... 31
2.1 Branch by Table ..... 31
2.1.1 Function ..... 31
2.1.2 Arguments ..... 31
2.1.3 Internal Register and Flag Changes. ..... 31
2.1.4 Specifications ..... 32
2.1.5 Note ..... 32
2.1.6 Description ..... 32
2.1.7 Flowchart. ..... 37
2.1.8 Program List ..... 38
Section 3 ASCII CODE PROCESSING ..... 39
3.1 Change ASCII Code from Lowercase to Uppercase ..... 39
3.1.1 Function ..... 39
3.1.2 Arguments ..... 39
3.1.3 Internal Register and Flag Changes. ..... 39
3.1.4 Specifications ..... 40
3.1.5 Description ..... 41
3.1.6 Flowchart. ..... 43
3.1.7 Program List ..... 44
3.2 Change an ASCII Code to a 1-Byte Hexadecimal Number ..... 45
3.2.1 Function ..... 45
3.2.2 Arguments ..... 45
3.2.3 Internal Register and Flag Changes. ..... 45
3.2.4 Specifications ..... 46
3.2.5 Description ..... 47
3.2.6 Flowchart. ..... 50
3.2.7 Program List ..... 51
3.3 Change an 8-Bit Binary Number to a 2-Byte ASCII Code ..... 52
3.3.1 Function ..... 52
3.3.2 Arguments ..... 52
3.3.3 Internal Register and Flag Changes. ..... 52
3.3.4 Specifications ..... 53
3.3.5 Description ..... 53
3.3.6 Flowchart ..... 56
3.3.7 Program List ..... 57
Section 4 BIT PROCESSING ..... 59
4.1 Count the Number of Logic 1 Bits in 8-Bit Data (HCNT) ..... 59
4.1.1 Function ..... 59
4.1.2 Arguments ..... 59
4.1.3 Internal Register and Flag Changes. ..... 59
4.1.4 Specifications ..... 60
4.1.5 Notes ..... 60
4.1.6 Description ..... 60
4.1.7 Flowchart ..... 62
4.1.8 Program List ..... 63
4.2 Shift 16-Bit Binary to Right (SHR) ..... 64
4.2.1 Function ..... 64
4.2.2 Arguments ..... 64
4.2.3 Internal Register and Flag Changes. ..... 64
4.2.4 Specifications ..... 65
4.2.5 Notes ..... 65
4.2.6 Description ..... 65
4.2.7 Flowchart ..... 68
4.2.8 Program List ..... 69
Section 5 COUNTER ..... 71
5.1 4-Digit Decimal Counter ..... 71
5.1.1 Function ..... 71
5.1.2 Arguments ..... 71
5.1.3 Internal Register and Flag Changes ..... 71
5.1.4 Specifications ..... 72
5.1.5 Description ..... 72
5.1.6 Flowchart. ..... 75
5.1.7 Program List ..... 76
Section 6 COMPARISO ..... 77
6.1 Compare 32-Bit Binary Numbers ..... 77
6.1.1 Function ..... 77
6.1.2 Arguments ..... 77
6.1.3 Internal Register and Flag Changes. ..... 77
6.1.4 Specifications ..... 78
6.1.5 Description ..... 78
6.1.6 Flowchart. ..... 81
6.1.7 Program List ..... 81
Section 7 ARITHMETIC OPERATION ..... 83
7.1 Addition of 32-Bit Binary Numbers ..... 83
7.1.1 Function ..... 83
7.1.2 Arguments ..... 83
7.1.3 Internal Register and Flag Changes ..... 83
7.1.4 Specifications ..... 84
7.1.5 Description ..... 84
7.1.6 Flowchart. ..... 88
7.1.7 Program List ..... 89
7.2 Subtraction of 32-Bit Binary Numbers ..... 90
7.2.1 Function ..... 90
7.2.2 Arguments ..... 90
7.2.3 Internal Register and Flag Changes ..... 90
7.2.4 Specifications ..... 91
7.2.5 Description ..... 91
7.2.6 Flowchart ..... 95
7.2.7 Program List ..... 96
7.3 Multiplication of 16-Bit Binary Numbers ..... 97
7.3.1 Function ..... 97
7.3.2 Arguments ..... 97
7.3.3 Internal Register and Flag Changes ..... 97
7.3.4 Specifications ..... 98
7.3.5 Description ..... 98
7.3.6 Flowchart. ..... 102
7.3.7 Program List ..... 103
7.4 Division of 32-Bit Binary Numbers ..... 104
7.4.1 Function ..... 104
7.4.2 Arguments ..... 104
7.4.3 Internal Register and Flag Changes ..... 104
7.4.4 Specifications ..... 105
7.4.5 Description ..... 105
7.4.6 Flowchart ..... 110
7.4.7 Program List ..... 112
7.5 Addition of Multiple-Precision Binary Numbers ..... 113
7.5.1 Function ..... 113
7.5.2 Arguments ..... 113
7.5.3 Internal Register and Flag Changes ..... 113
7.5.4 Specifications ..... 114
7.5.5 Notes ..... 114
7.5.6 Description ..... 114
7.5.7 Flowchart. ..... 118
7.5.8 Program List ..... 120
7.6 Subtraction of Multiple-Precision Binary Numbers ..... 121
7.6.1 Function ..... 121
7.6.2 Arguments ..... 121
7.6.3 Internal Register and Flag Changes ..... 121
7.6.4 Specifications ..... 122
7.6.5 Notes ..... 122
7.6.6 Description ..... 122
7.6.7 Flowchart ..... 126
7.6.8 Program List ..... 128
7.7 Addition of 8-Digit BCD Numbers ..... 129
7.7.1 Function ..... 129
7.7.2 Arguments ..... 129
7.7.3 Internal Register and Flag Changes ..... 129
7.7.4 Specifications ..... 130
7.7.5 Description ..... 130
7.7.6 Flowchart ..... 135
7.7.7 Program List ..... 136
7.8 Subtraction of 8-Digit BCD Numbers ..... 137
7.8.1 Function ..... 137
7.8.2 Arguments ..... 137
7.8.3 Internal Register and Flag Changes ..... 137
7.8.4 Specifications ..... 138
7.8.5 Description ..... 138
7.8.6 Flowchart ..... 143
7.8.7 Program List ..... 144
7.9 Multiplication of 4-Digit BCD Numbers ..... 145
7.9.1 Function ..... 145
7.9.2 Arguments ..... 145
7.9.3 Internal Register and Flag Changes ..... 145
7.9.4 Specifications ..... 146
7.9.5 Notes ..... 146
7.9.6 Description ..... 146
7.9.7 Flowchart. ..... 151
7.9.8 Program List ..... 153
7.10 Division of 8-Digit BCD Numbers ..... 154
7.10.1 Function ..... 154
7.10.2 Arguments ..... 154
7.10.3 Internal Register and Flag Changes ..... 154
7.10.4 Specifications ..... 155
7.10.5 Notes ..... 155
7.10.6 Description ..... 156
7.10.7 Flowchart ..... 160
7.10.8 Program List ..... 163
7.11 Addition of Multiple-Precision BCD Numbers ..... 165
7.11.1 Function ..... 165
7.11.2 Arguments ..... 165
7.11.3 Internal Register and Flag Changes ..... 165
7.11.4 Specifications ..... 166
7.11.5 Notes ..... 166
7.11.6 Description ..... 166
7.11.7 Flowchart ..... 171
7.11.8 Program List ..... 173
7.12 Subtraction of Multiple-Precision BCD Numbers ..... 174
7.12.1 Function ..... 174
7.12.2 Arguments ..... 174
7.12.3 Internal Register and Flag Changes ..... 174
7.12.4 Specifications ..... 175
7.12.5 Notes ..... 175
7.12.6 Description ..... 175
7.12.7 Flowchart ..... 179
7.12.8 Program List ..... 181
7.13 Addition of Signed 32-Bit Binary Numbers ..... 182
7.13.1 Function ..... 182
7.13.2 Arguments ..... 182
7.13.3 Internal Register and Flag Changes ..... 182
7.13.4 Specifications ..... 183
7.13.5 Description ..... 183
7.13.6 Flowchart ..... 187
7.13.7 Program List ..... 189
7.14 Multiplication of Signed 16-Bit Binary Numbers ..... 190
7.14.1 Function ..... 190
7.14.2 Arguments ..... 190
7.14.3 Internal Register and Flag Changes ..... 190
7.14.4 Specifications ..... 191
7.14.5 Notes ..... 191
7.14.6 Description ..... 191
7.14.7 Flowchart ..... 195
7.14.8 Program List ..... 197
7.15 Change of a Short Floating-Point Number to a Signed 32-Bit Binary Number ..... 200
7.15.1 Function ..... 200
7.15.2 Arguments ..... 200
7.15.3 Internal Register and Flag Changes ..... 200
7.15.4 Specifications ..... 201
7.15.5 Notes ..... 201
7.15.6 Description ..... 201
7.15.7 Flowchart ..... 204
7.15.8 Program List ..... 207
7.16 Change of a Signed 32-Bit Binary Number to a Short Floating-Point Number ..... 209
7.16.1 Function ..... 209
7.16.2 Arguments ..... 209
7.16.3 Internal Register and Flag Changes ..... 209
7.16.4 Specifications ..... 210
7.16.5 Notes ..... 210
7.16.6 Description ..... 210
7.16.7 Flowchart ..... 213
7.16.8 Program List ..... 216
7.17 Addition of Short Floating-Point Numbers ..... 218
7.17.1 Function ..... 218
7.17.2 Arguments ..... 218
7.17.3 Internal Register and Flag Changes ..... 218
7.17.4 Specifications ..... 219
7.17.5 Notes ..... 219
7.17.6 Description ..... 220
7.17.7 Flowchart ..... 224
7.17.8 Program List ..... 232
7.18 Multiplication of Short Floating-Point Numbers ..... 235
7.18 Function ..... 235
7.18.1 Arguments ..... 235
7.18.2 Internal Register and Flag Changes. ..... 235
7.18.3 Specifications ..... 236
7.18.4 Notes ..... 236
7.18.5 Description ..... 236
7.18.6 Flowchart ..... 241
7.18.7 Program List ..... 251
7.19 Square Root of a 32-Bit Binary Number ..... 255
7.19.1 Function ..... 255
7.19.2 Arguments ..... 255
7.19.3 Internal Register and Flag Changes ..... 255
7.19.4 Specifications ..... 256
7.19.5 Notes ..... 256
7.19.6 Description ..... 256
7.19.7 Flowchart ..... 260
7.19.8 Program List ..... 263
Section 8 DECIMAL $\leftrightarrow$ HEXADECIMAL CHANGE ..... 265
8.1 Change a 2-Byte Hexadecimal Number to a 5-Character BCD Number ..... 265
8.1.1 Function ..... 265
8.1.2 Arguments ..... 265
8.1.3 Internal Register and Flag Changes ..... 265
8.1.4 Specifications ..... 266
8.1.5 Description ..... 266
8.1.6 Flowchart. ..... 270
8.1.7 Program List ..... 271
8.2 Change a 5-Character BCD Number to a 2-Byte Hexadecimal Number ..... 272
8.2.1 Function ..... 272
8.2.2 Arguments ..... 272
8.2.3 Internal Register and Flag Changes ..... 272
8.2.4 Specifications ..... 273
8.2.5 Description ..... 273
8.2.6 Flowchart. ..... 277
8.2.7 Program List ..... 279
Section 9 Sorting ..... 281
9.1 Set Constants ..... 281
9.1.1 Function ..... 281
9.1.2 Arguments ..... 281
9.1.3 Internal Register and Flag Changes ..... 281
9.1.4 Specifications ..... 282
9.1.5 Note ..... 282
9.1.6 Description ..... 282
9.1.7 Flowchart. ..... 286
9.1.8 Program List ..... 287
Section 10 ARRAY ..... 289
10.1 2-Dimensional Array (ARRAY) ..... 289
10.1.1 Function ..... 289
10.1.2 Arguments ..... 289
10.1.3 Internal Register and Flag Changes ..... 289
10.1.4 Specifications ..... 290
10.1.5 Note ..... 290
10.1.6 Description ..... 291
10.1.7 Flowchart. ..... 295
10.1.8 Program List ..... 296

## Section 1 Move Data

### 1.1 Set Constants

MCU: H8/300 Series
H8/300L Series

Label name: FILL

### 1.1.1 Function

1. The software FILL places 1-byte constants in the data memory area.
2. The data memory area can have a free size.
3. Constants can have any length within the range 1 to 255 bytes.
4. This function is useful in initializing a RAM area.

### 1.1.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Byte count (number of bytes) | R0L | 1 |
|  | Constants | ROH | 1 |
|  | Start address | R1 | 2 |
| Output | - | - | - |

1.1.3 Internal Register and Flag Changes

| R0H ROL R1 | R2 | R3 | R4 | R5 | R6 | R7 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\times$ | $\times$ | $\times$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |



### 1.1.4 Specifications

| Program memory (bytes) |
| :---: |
| 10 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 3068 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 1.1.5 Note

The specified clock cycle count (3068) is for 255 bytes of constants.

### 1.1.6 Description

1. Details of functions
a. The following arguments are used with the software FILL:

R0L: Contains, as an input argument, the number of bytes to be placed in the data memory area holding constants.
R0H: Contains, as an input argument, 1-byte constants to be placed in the data memory area.
R1: Contains, as an input argument, the start address of the data memory area holding constants.
b. Figure 1.1 shows an example of the software FILL being executed.

When the input arguments are set as shown in (1), the constant H'34 set in R0H is placed in the data memory area as shown in (2).


Figure 1.1 Example of Software FILL Execution
2. Notes on usage
a. R0L is one byte long and should satisfy the relation $H^{\prime} 01 \leq R 0 L \leq H^{\prime} F F$.
b. Do not set "0" in R0L; otherwise, the software FILL can no longer be terminated.
3. Data memory

The software FILL does not use the data memory.
4. Example of use

Set a constant, a byte count, and a start address in the arguments and call the software FILL as a subroutine.

| WORK1 | . DATA. B | 0 | Reserves a data memory area (1 byte: contents=H'00) in which the user program places the number of bytes to be moved. |
| :---: | :---: | :---: | :---: |
| WORK2 | . DATA. B | 0 | Reserves a data memory area (1 byte: contents=H'00) in which the user program places constants. |
| WORK3 | . RES. B | 10 | $\left(\begin{array}{l} \text { Reserves a data memory area (10 bytes) } \\ \text { that is set by the software FILL. } \end{array}\right.$ |
|  | MOV. B | @WORK1, R0L | $\ldots . .\left(\begin{array}{l} \text { Places the number of bytes set by the user } \\ \text { program in the ROL input argument. } \end{array}\right.$ |
|  | MOV. B | @WORK2, ROH | $\begin{aligned} & \text { Places the constants set by the user } \\ & \text { program in the ROH argument. } \end{aligned}$ |
|  | MOV. W | \#WORK3, R1 | Places the start address of the data memory area allocated by the user program in the R1 argument. |
|  | JSR | @FILL | ......... Calls the software FILL as a subroutine. |

5. Operation
a. R1 is used as the pointer that indicates the address of the data memory area in which constants are placed.
b. The constants set in R0H in 16-bit absolute addressing mode are stored sequentially in the data memory area.
c. R0L is used as the pointer that indicates the number of bytes in the data memory area in which constants are placed. R0L is decremented each time a constant is placed in the data memory area until it reaches 0 .

### 1.1.7 Flowchart



### 1.1.8 Program List



### 1.2 Move Block 1

MCU: H8/300 Series
H8/300L Series
Label name: MOVE1

### 1.2.1 Function

1. The software MOVE1 moves block data from one data memory area to another.
2. The source and destination data memory areas can have a free size.
3. The block data can have any length within the range 1 to 255 bytes.

### 1.2.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Byte count (number of bytes) | R0L | 1 |
|  | Start address of source area | R1 | 2 |
|  | Start address of destination area | R2 | 2 |
| Output | - | - | - |

### 1.2.3 Internal Register and Flag Changes

| ROH | ROL | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ | $\times$ | - | - | - | - | - |
| 1 |  | U | H | U | N | Z | V | C |
| - |  | - | - | - | $\times$ | $\times$ | $\times$ | - |

$\times$ : Unchanged

- : Indeterminate

ث : Result

| Program memory (bytes) |
| :---: |
| 14 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 4598 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 1.2.5 Note

The specified clock cycle count (4598) is for 255 bytes of block data.

### 1.2.6 Description

1. Details of functions
a. The following arguments are used with the software MOVE1:

R0L: Contains, as an input argument, the number of bytes of block data.
R1: Contains, as an input argument, the start address of the source data memory area.
R2: Contains, as an input argument, the start address of the destination data memory area.
b. Figure 1.2 shows an example of the software MOVE1 being executed. When the input arguments are set as shown in (1), the data is moved block by block from the source (H'FD80 to H'FD89) to the destination (H'FE80 to H'FE89) as shown in (2).


Figure 1.2 Example of Software MOVE1 Execution
2. Notes on usage
a. R0L is one byte long and should satisfy the relation $\mathrm{H}^{\prime} 01 \leq \mathrm{R} 0 \mathrm{~L} \leq \mathrm{H}^{\prime} \mathrm{FF}$.
b. Do not set "0" in R0L; otherwise, the software MOVE1 can no longer be terminated.
c. Set the input arguments, ensuring that the source data memory area (A) does not overlap the destination data memory area $(\mathrm{C})$ as shown in figure 1.3. In the case of figure1.3, the overlapped block data (B) at the source is destroyed.


Figure 1.3 Moving Block Data with Overlapped Data Memory Areas
3. Data memory

The software MOVE1 does not use the data memory.
4. Example of use

Set the start address of a source, the start address of a destination, and the number of bytes to be moved in the arguments and call the software MOVE1 as a subroutine.

| WORK1 | . DATA. B | 10 | Reserves a data memory area (1 byte: contents=H'OA) in which the user program places the number of bytes to be moved. |
| :---: | :---: | :---: | :---: |
| WORK2 | . ALIGN | 2 | $\left\{\begin{array}{l}\text { Places the data memory area (WORK1) at } \\ \text { an even address. }\end{array}\right.$ |
|  | . DATA. W | 0 | Reserves a data memory area (2 bytes: contents=H'0000) in which the userprogram places the start address of the source. |
| WORK3 | DATA. W | 0 | Reserves a data memory area (2 bytes: contents=H'0000) in which the user program places the start address of the destination. |
|  | MOV. B | @WORK1, ROL | $\ldots . . . \begin{aligned} & \text { Places the number of bytes set by the user } \\ & \text { program in the ROL argument. } \end{aligned}$ |
|  | MOV. W | @WORK2, R1 | ...... $\begin{aligned} & \text { Places the start address of the source set } \\ & \text { by the user program. }\end{aligned}$ |
|  | MOV. W | @WORK3, R2 | Places the start address of the destination set by the user program. |
|  | JSR | @MOVE1 $\quad$ ] | $\ldots . . \text { Calls the software MOVE1 as a subroutine. }$ |

## 5. Operation

a. R1 is used as the pointer that indicates the address of the source and R2 the pointer that indicates the address of the destination.
b. The cycle of storing the data at the source in the work register $(\mathrm{R} 0 \mathrm{H})$ and then at the destination is repeated in 16-bit absolute addressing mode.
c. ROL is used as the counter that indicates the number of bytes moved. It is decremented each time 1-byte data is moved until it reaches 0 .
1.2.7 Flowchart


### 1.2.8 Program List



ReNESAS

### 1.3 Move Block 2 (Example of the EEPMOV Instruction)

MCU: H8/300 Series
H8/300L Series
Label name: MOVE2

### 1.3.1 Function

1. The software MOVE2 moves block data from one data memory area to another.
2. The source and destination data memory areas can have a free size.
3. Data can be moved even where the source data memory area overlaps the destination data memory area.
4. This is an example of the application software EEPMOV (move block instruction).

### 1.3.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Byte count (number of bytes) | R4L | 1 |
|  | Start address of source area | R5 | 2 |
|  | Start address of destination area | R6 | 2 |
| Output | Error | C flag (CCR) |  |

### 1.3.3 Internal Register and Flag Changes

| ROH | ROL | R1 | R2 | R3 | R4H | R4L | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | - | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | - |
| 1 |  | U | H | U | N |  | Z | V | C |
| - |  | - | $\times$ | - | $\times$ |  | $\times$ | $\times$ | 1 |

[^0]- : Indeterminate

千 : Result

| Program memory (bytes) |
| :---: |
| 58 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 1083 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 1.3.5 Note

The specified clock cycle count (1083) is for 255 bytes of block data.

### 1.3.6 Description

1. Details of functions
a. The following arguments are used with the software MOVE2:

R4L: Contains, as an input argument, the number of bytes of block data.
R5: Contains, as an input argument, the start address of the source data memory area.
R6: Contains, as an input argument, the start address of the destination data memory area.
C flag (CCR): Determines the presence or absence of an error in the data length or address of the software MOVE2.
$C=0$ : All data has been moved.
$\mathrm{C}=1$ : An input argument has an error.
b. Figure 1.4 shows an example of the software MOVE2 being executed. When the input arguments are set as shown in (1), the data is moved block by block from the source (H'FD80 to H'FD89) to the destination (H'FE80 to H'FE89) as shown in (2).


Figure 1.4 Example of Software MOVE2 Execution
2. Notes on usage
a. R4L is one byte long and should satisfy the relation $\mathrm{H}^{\prime} 01 \leq \mathrm{R} 4 \mathrm{~L} \leq \mathrm{H}^{\prime} \mathrm{FF}$.
b. The source or destination data memory area must not extend over the end address (H'FFFF) to the start address $\left(\mathrm{H}^{\prime} 0000\right)$ as shown in figure 1.5 ; otherwise, the software MOVE2 fails.


Figure 1.5 Moving Block Data with Data Memory Area Extending over the Higher to Lower Addresses
3. Data memory

The software MOVE2 does not use the data memory.
4. Example of use

Set the start address of a source, the start address of a destination, and the number of bytes to be moved in the arguments and call the software MOVE2 as a subroutine.


## 5. Operation

a. R5 is used as the pointer that indicates the address of the source and R6 the pointer that indicates the address of the destination.
b. R4L is used as the counter that indicates the number of bytes moved. It is decremented each time 1-byte data is moved until it reaches 0 .
c. When the input argument R4L is 0 or the start address of the source equals that of the destination, the C flag is set to 1 (error indicator) and the software MOVE2 terminates.
d. When the start address $(\mathrm{B})$ of the destination data memory area is between the start address ( A ) and the end address $(\mathrm{A}+\mathrm{n}-1$ ) of the source data memory area $(\mathrm{A}<\mathrm{B}<\mathrm{A}+\mathrm{n}-1$; see figure 1.6), the data is moved sequentially from the higher address of the source in 16bit absolute addressing mode.


Figure 1.6 Moving Data with Overlapped Data Memory Areas
e. Except in the case of d., the EEPMOV instruction is used to move the data sequentially from the lower address.

### 1.3.7 Flowchart




### 1.3.8 Program List



### 1.4 Move Character Strings

MCU: H8/300 Series
H8/300L Series
Label name: MOVES

### 1.4.1 Function

1. The software MOVES moves character string block data from one data memory area to another.
2. When the delimiting H'00 appears in the block data, the software MOVES terminates.
3. The source or destination data memory area can have a free size.

### 1.4.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Start address of source area | R 1 | 2 |
|  | Start address of destination area | R2 | 2 |
| Output | - | - | - |

### 1.4.3 Internal Register and Flag Changes

| ROH ROL R1 | R2 | R3 | R4 | R5 | R6 | R7 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\cdot$ | $\times$ | $\times$ | $\times$ | $\cdot$ | $\bullet$ | $\bullet$ | $\bullet$ |
|  |  |  |  |  |  |  |  |
|  | U | H | U | N | Z | V | C |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\times$ | $\times$ | $\times$ | $\cdot$ |

[^1]- : Indeterminate
$\hat{\dagger}$ : Result


### 1.4.4 Specifications

| Program memory (bytes) |
| :---: | :---: |
| 14 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 5116 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |

### 1.4.5 Note

The specified clock cycle count (4598) is for 255 bytes of character string block data.

### 1.4.6 Description

1. Details of functions
a. The following arguments are used with the software MOVES:

R1: Contains, as an input argument, the start address of the source data memory area.
R2: Contains, as an input argument, the start address of the destination data memory area.
b. Figure 1.7 shows an example of the software MOVES being executed.

When the input arguments are set as shown in (1), the data is moved block by block from the source (H'A000 to H'A009) to the destination (H'B000 to H'B009) as shown in (2).


Figure 1.7 Example of Software MOVES Execution
2. Notes on usage
a. Do not set $\mathrm{H}^{\prime} 00$ in the source block data because $\mathrm{H}^{\prime} 00$ is used as delimiting data; otherwise, the software MOVES terminates.
b. Set input arguments, ensuring that the source data memory area (A) does not overlap the destination data memory area $(\mathrm{C})$ as shown in figure 1.8. In the case of figure 1.8 , the overlapped block data (B) at the source is destroyed.


Figure 1.8 Moving Block Data with Overlapped Data Memory Areas
3. Data memory

The software MOVES does not use the data memory.
4. Example of use

Set the start address of a source and the start address of a destination in the arguments and call the software MOVES as a subroutine.

5. Operation
a. R1 is used as the pointer that indicates the address of the source and R2 the pointer that indicates the address of the destination.
b. The cycle of storing the data at the source in the work register (R0L) and then at the destination is repeated in 16-bit absolute addressing mode.
c. During the cycle, whether the R0L data is delimiting data is determined. If it is delimiting data ( $\mathrm{H}^{\prime} 00$ ), the software MOVES terminates; if not, moving the data continues.
1.4.7 Flowchart


### 1.4.8 Program List

## *** H8/300 ASSEMBLER

VER 1.0B **
08/18/92 09:46:36

PROGRAM NAME $=$
1
1
3
3
4
5
6
7
8
8
9

Renesns

## Section 2 Branch by Table

### 2.1 Branch by Table

MCU: H8/300 Series
H8/300L Series

Label name: CCASE

### 2.1.1 Function

1. The software CCASE determines the start address of a processing routine for a 1-word (2-byte) command.
2. This function is useful in decoding data input from the keyboard or performing a process appropriate for input data.

### 2.1.2 Arguments

| Description | Memory area | Data length (bytes) |  |
| :--- | :--- | :--- | :--- |
| Input | Command | R0 | 2 |
|  | Start address of data table | R1 | 2 |
| Output | Start address of processing <br> routine | R4 | 2 |
|  | Command | C flag (CCR) |  |

### 2.1.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\times$ | $\times$ | $\times$ | $\cdot$ | $\hat{+}$ | $\cdot$ | $\times$ | $\bullet$ |
| I | U | H | U | N | Z | V | C |
| $\cdot$ | $\cdot$ | $\times$ | $\cdot$ | $\times$ | $\times$ | $\times$ | f |

$\times$ : Unchanged

- : Indeterminate
$\uparrow$ : Result

| Program memory (bytes) |
| :---: |
| 28 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 74 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 2.1.5 Note

The specified clock cycle count (74) is for the example of figure 2.1 being executed.

### 2.1.6 Description

1. Details of functions
a. The following arguments are used with the software CCASE:

R0: Contains, as an input argument, 2-byte commands.
R1: Contains, as an input argument, the start address of a data table storing the command (R0) and the start address of a processing routine.
R4: Contains, as an output argument, the start address (2 bytes) of the processing routine for the command (R0).
C flag (CCR):Determines the state of data after the software CCASE has been executed.
C flag = 1: The data matching the command set in R0 was on the data table.
C flag $=0$ : The data matching the command set in R0 was not on the data table.
b. Figure 2.1 shows an example of the software CCASE being executed.

When the input arguments are set as shown in (1), the program refers to the data table (see figure 2.1 and places the start address of the processing routine in R4 as shown in (2).
c. Executing the software CCASE requires a data table as shown in figure 2.1. The data table is as follows:
(i) The table contains data groups each consisting of 4 bytes ( 2 words) beginning with address H'FD80 and delimiting data $\mathrm{H}^{\prime} 0000$ indicating the end of the table.
(ii) The first word of each data group ( 2 words) contains a command and the second word contains the start address of the processing routine in the order of the upper bytes followed by the lower bytes.


Figure 2.1 Example of Software CCASE Execution


Figure 2.2 Example of Data Table
2. Notes on usage

Do not use $\mathrm{H}^{\prime} 0000$ as a command in the data table because $\mathrm{H}^{\prime} 0000$ is used as delimiting data.
3. Data memory

The software CCASE does not use the data memory.
4. Example of use

Set commands and the start address of the data table in the arguments and call.the software CCASE as a subroutine.


The software CCASE merely places the start address of a processing routine in R4. Branching to a processing routine requires the following program:

5. Operation
a. R1 is used as the pointer that indicates the address of the data table.
b. The commands are read sequentially from the start address of the data table in register indirect addressing mode. Then the contents of each command on the data table are compared with those of each input command (R0).
c. When a command on the table matches R0, the start address of the processing routine placed at the address next to the command is set in R4. Then the C flag is set to 1 and the software CCASE terminates.
d. When the command on the data table is $\mathrm{H}^{\prime} 0000$, the C flag is cleared to 0 and the software CCASE terminates.

### 2.1.7 Flowchart



### 2.1.8 Program List



## Section 3 ASCII CODE PROCESSING

### 3.1 Change ASCII Code from Lowercase to Uppercase

MCU: H8/300 Series
H8/300L Series
Label name: TPR

### 3.1.1 Function

1. The software TPR changes a lowercase ASCII code to a corresponding uppercase ASCII code.
2. All data used with the software TPR is ASCII code.

### 3.1.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Lowercase ASCII code | ROL | 1 |
| Output | Uppercase ASCII code | ROL | 1 |

3.1.3 Internal Register and Flag Changes

| R0H R0L R1 | R2 | R3 | R4 | R5 | R6 | R7 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\times$ | f | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| I | U | H | U | N | Z | V | C |
| $\cdot$ | $\cdot$ | $\times$ | $\cdot$ | $\times$ | $\times$ | $\times$ | $\times$ |

$\times$ : Unchanged

- : Indeterminate

ง : Result

| Program memory (bytes) |
| :---: |
| 14 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 24 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 3.1.5 Description

1. Details of functions
a. The following argument is used with the software TPR:

ROL: Contains, as an input argument, a lowercase ASCII code. After execution of the software TPR, the corresponding uppercase ASCII code is placed in R0L.
b. Figure 3.1 shows an example of the software TPR being executed. When the lowercase ASCII code 'a' (H'61) is set as shown in (1), it is converted to the uppercase ASCII code 'A' ( $\mathrm{H}^{\prime} 41$ ) , which then is placed in R0L as shown in (2).


Figure 3.1 Example of Software TPR Execution
2. Notes on usage

R0L must contain a lowercase ASCII code. If any other code is placed in R0L, the input data is retained in R0L.
3. Data memory

The software TPR does not use the data memory.
4. Example of use

Set a lowercase ASCII code in the input argument and call the software TPR as a subroutine.

| WORK1 | .RES. B | 1 | .... | Reserves a data memory area in which the user program places a lowercase ASCII code. |
| :---: | :---: | :---: | :---: | :---: |
| WORK2 | .RES. B | 1 | . . | Reserves a data memory area in which a corresponding uppercase ASCII code is placed in the user program. |
|  | MOV. B | @WORK1, ROL |  | Places the lowercase ASCII code set by the user program in the input argument. |
|  | JSR | @TPR |  | Calls the software TPR as a subroutine. |
|  | MOV. B | R0, @WORK2 |  | Places the uppercase ASCII code set in the output argument in the data memory area of the user program. |

5. Operation
a. compare instruction (CMP.B) is used to determine whether the input data set in R0L is a lowercase ASCII code.
b. H'20 is subtracted from the lowercase ASCII code to obtain a corresponding uppercase ASCII code.
c. If the input data is not a lowercase ASCII code, the program retains the input data and terminates processing.

### 3.1.6 Flowchart



### 3.1.7 Program List



### 3.2 Change an ASCII Code to a 1-Byte Hexadecimal Number

MCU: H8/300 Series H8/300L Series

Label name: NIBBLE

### 3.2.1 Function

1. The software NIBBLE changes an ASCII code ('0' to '9' and 'A' to 'F') to a corresponding 1byte hexadecimal number.
2. All data used with the software NIBBLE is ASCII code.

### 3.2.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | ASCII code | ROL | 1 |
| Output | 1-byte hexadecimal number | ROL | 1 |
|  | Convert or not | C flag (CCR) |  |

### 3.2.3 Internal Register and Flag Changes



| Program memory (bytes) |
| :---: |
| 24 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 38 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 3.2.5 Description

1. Details of functions
a. The following arguments are used with the software NIBBLE:

R0L: Contains, as an input argument, an ASCII code. After execution of the software NIBBLE, the corresponding 1-byte hexadecimal number is placed in R0L.
C flag (CCR): Holds, as an output argument, the state of ASCII code after execution of the software NIBBLE.
C flag = 1: $\quad$ The input ASCII code is any other than '0' to '9' or 'A' to 'F'.
C flag $=0$ : The input ASCII code is '0' to '9' or 'A' to ' F '.
b. Figure 3.2 shows an example of the software NIBBLE being executed. When the input argument is set as shown in (1), a corresponding 1-byte hexadecimal number ( $\mathrm{H}^{\prime} \mathrm{OF}$ ) is placed in R0L as shown in (2).


Figure 3.2 Example of Software NIBBLE Execution
2. Notes on usage

If any data other than ASCII code ' 0 ' to ' 9 ' or ' A ' to ' F ' is set in R0L, the data is destroyed after execution of the software NIBBLE.
3. Data memory

The software NIBBLE does not use the data memory.
4. Example of use

Set an ASCII code in the input argument and call the software NIBBLE as a subroutine.

5. Operation
a. On the basis of the status of the C flag showing the result of operations, the software NIBBLE determines whether the data set in R0L falls in the ' 0 ' to 'F' range of the ASCII code table ([ $\qquad$ ] in table 3.1).
b. The software further perform operations to delete the ':' to '@' range ([ $\square$ ] in table 3.1).
c. If the input data is outside the ' 0 ' to ' 9 ' and ' A ' to ' F ' ranges, 1 is set in the C flag in the processes a. and b..

Table 3.1 ASCII Code Table

| LSD | $\begin{gathered} 0 \\ 000 \end{gathered}$ | $\begin{gathered} 1 \\ 001 \end{gathered}$ | $\begin{gathered} 2 \\ 010 \end{gathered}$ | $\begin{gathered} 3 \\ 011 \end{gathered}$ | $\begin{gathered} 4 \\ 100 \end{gathered}$ | $\begin{gathered} 5 \\ 101 \end{gathered}$ | $\begin{gathered} 6 \\ 110 \end{gathered}$ | $\begin{gathered} 7 \\ 111 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00000 | NUL | DLE | SP | 0 | @: | P |  | p |
| 10001 | SOH | DC1 | ! | 1 | A | Q | a | q |
| 20010 | STX | DC2 | " | 2 | B | R | b | r |
| 30011 | ETX | DC3 | \# | 3 | C | S | c | s |
| 40100 | EOT | DC4 | \$ | 4 | D | T | d | t |
| 50101 | ENG | NAK | \% | 5 | E | U | e | $u$ |
| 60110 | ACK | SYN | \& | 6 | F | V | f | $v$ |
| 70111 | BEL | ETB | , | 7 | G | W | g | w |
| 81000 | BS | CAN | ( | 8 | H | X | h | x |
| 91001 | HT | EM | ) | 9 | 1 | Y | i | y |
| A 1010 | LF | SUB | * | - | $J$ | Z | j | z |
| B 1011 | VT | ESC | + | ; | K | 〔 | k | \{ |
| C 1100 | FF | FS |  | < | L | 1 | I | \| |
| D 1101 | CR | GS | - | $=$ | M | ] | m | \} |
| E 1110 | So | RS | - |  | N | $\uparrow$ | n | $\sim$ |
| F 1111 | SI | vs | 1 | !? | 0 | $\leftarrow$ | $\bigcirc$ | DEL |



### 3.2.7 Program List

*** H8/300 ASSEMBLER PROGRAM NAME $=$

1
2
3

VER 1.0B ** 08/18/92 20:08:15

### 3.3 Change an 8-Bit Binary Number to a 2-Byte ASCII Code

MCU: H8/300 Series
H8/300L Series
Label name: COBYTE

### 3.3.1 Function

1. The software COBYTE changes an 8 -bit binary number to a corresponding 2-byte ASCII code.
2. All data used with the software COBYTE is ASCII code.
3.3.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | 8-bit binary number | R0L | 1 |
| Output | 2-byte ASCII code | R1 | 2 |

3.3.3 Internal Register and Flag Changes

| ROH | ROL | R1 | R2H | R2L | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\uparrow$ | - | $\times$ | - | - | - | - | - |
| 1 |  | U | H |  | U | N | Z | V | C |
| - |  | - | $\times$ |  | - | $\times$ | $\times$ | $\times$ | $\times$ |

$\times$ : Unchanged

- : Indeterminate
$\hat{f}$ : Result

| Program memory (bytes) |
| :---: |
| 38 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 72 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 3.3.5 Description

1. Details of functions
a. The following arguments are used with the software COBYTE:

R0L: Contains, as an input argument, an 8 -bit binary number to be changed to a corresponding ASCII code.
R1: Contains, as an output argument, 1-byte ASCII code data in the upper 4 bits and the lower 4 bits each of the 8 -bit binary number.
b. Figure $8-1$ shows an example of the software COBYTE being executed. When the input argument is set as shown in á@, 2-byte ASCII code data is placed in R1 as shown in áA.


Figure 3.3 Example of Software COBYTE Execution
2. Notes on usage

The 8 -bit binary number set in R0L is destroyed after execution of the software COBYTE.
3. Data memory

The software COBYTE does not use the data memory.
4. Example of use

Set an 8-bit binary number in the input argument and call the software COBYTE as a subroutine.

| WORK1 | .RES. B | 1 |  | Reserves a data memory area in which the user program places an 8-bit binary number. |
| :---: | :---: | :---: | :---: | :---: |
| WORK2 | .ALIGN |  |  |  |
|  | RES. W | 1 | $\ldots . .$ | Reserves a data memory area in which the user program places a corresponding 2byte ASCII code. |
|  | MOV. B | @WORK1, R0L |  | Places the 8-bit binary number set by the user program in ROL. |
|  | JSR | @COBYTE | $\int$ | Calls the software COBYTE as a subroutine. |
|  | MOV. W | R1, @WORK2 |  | Places the 2-byte ASCII code set in the output argument in the data memory area of the user program. |

5. Operation
a. The 8 -bit binary number is separated into two bit groups, the upper 4 bits and the lower 4 bits.
b. A compare instruction is used to determine whether the data (the upper 4 bits + the lower 4 bits) is in the $\mathrm{H}^{\prime} 00$ to $\mathrm{H}^{\prime} 09$ range ([ $\square$ ] in table 3.2) or in the $\mathrm{H}^{\prime} 0 \mathrm{~A}$ to $\mathrm{H}^{\prime} 0 \mathrm{~F}$ range ([
$\qquad$ ] in table 3.2). $\mathrm{H}^{\prime} 30$ is added to the data if it falls in the $\mathrm{H}^{\prime} 00$ to $\mathrm{H}^{\prime} 09$ range and $\mathrm{H}^{\prime} 37$ to the data if it falls in the $\mathrm{H}^{\prime} 0 \mathrm{~A}$ to $\mathrm{H}^{\prime} 0 \mathrm{~F}$ range for change to a corresponding ASCII code.

Table 3.2 ASCII Code Table

| LSD | $\begin{gathered} 0 \\ 000 \end{gathered}$ | $\begin{array}{r} 1 \\ 001 \end{array}$ | $\begin{gathered} 2 \\ 010 \end{gathered}$ | $\begin{gathered} 3 \\ 011 \end{gathered}$ | $\begin{gathered} 4 \\ 100 \end{gathered}$ | $\begin{array}{r} 5 \\ 101 \end{array}$ | $\begin{gathered} 6 \\ 110 \end{gathered}$ | $\begin{array}{r} 7 \\ 111 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00000 | NUL | DLE | SP | 0 | @ | $P$ |  | p |
| 10001 | SOH | DC1 | ! | 1 | A | Q | a | q |
| 20010 | STX | DC2 | " | 2 | B | R | b | r |
| 30011 | ETX | DC3 | \# | 3 | C | S | c | s |
| 40100 | EOT | DC4 | \$ | 4 | D | T | d | t |
| 50101 | ENG | NAK | \% | 5 | E | U | e | u |
| 60110 | ACK | SYN | \& | 6 | F | V | f | v |
| 70111 | BEL | ETB |  | 7 | G | W | g | w |
| 81000 | BS | CAN | $($ | 8 | H | X | h | x |
| 91001 | HT | EM | ) | 9 | 1 | Y | i | y |
| A 1010 | LF | SUB | * | : | $J$ | Z | j | z |
| B 1011 | VT | ESC | + | ; | K | 〔 | k | \{ |
| C 1100 | FF | FS | , | < | L | 1 | 1 | 1 |
| D 1101 | CR | GS | - | = | M | ] | m | \} |
| E 1110 | SO | RS | - | > | N | $\uparrow$ | n | $\sim$ |
| F 1111 | SI | vs | 1 | ? | O | $\leftarrow$ | - | DEL |



### 3.3.7 Program List



## Section 4 BIT PROCESSING

### 4.1 Count the Number of Logic 1 Bits in 8-Bit Data (HCNT)

MCU: H8/300 Series
H8/300L Series

Label name: HCNT

### 4.1.1 Function

1. The software HCNT counts how many logic-1 bits exist in 8 bits of data.
2. This function is useful in performing parity check.

### 4.1.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | 8-bit data | R0L | 1 |
| Output | Number of logic-1 bits | R1L | 1 |

### 4.1.3 Internal Register and Flag Changes

| ROH | ROL | R1H | R1L | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | $\times$ | $\times$ | $\checkmark$ | - | - | - | - | - | - |
| I |  | U |  | H | U | N | Z | V | C |
| - |  | - |  | - | - | $\times$ | $\times$ | $\times$ | $\times$ |

$\times$ : Unchanged

- : Indeterminate
- : Result

| Program memory (bytes) |
| :---: |
| 18 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 162 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 4.1.5 Notes

The specified clock cycle count (162) is for 8 -bit data $=$ "FF".

### 4.1.6 Description

1. Details of functions
a. The following arguments are used with the software HCNT:

R0L: Contains, as an input argument, 8 -bit data that may have logic- 1 bits to be counted.
R1: Contains, as an output argument, the number of logic-1 bits that have been found and counted in the 8 -bit data.
b. Figure 4.1 shows an example of the software HCNT being executed. When the input argument is set as shown in (1), the number of logic-1 bits that have been found in the 8 -bit data is placed in R1L as shown in (2).
c. The contents of ROL are retained after execution of the software HCNT.


Figure 4.1 Example of Software HCNT Execution
2. Notes on usage

To count the logic-0 bits, complement the logic 1 in R0L (by using the NOT instruction) before executing the software HCNT.
3. Data memory

The software HCNT does not use the data memory.
4. Example of use

Set 8 -bit data in the input argument and call the software HCNT as a subroutine.

5. Operation
a. R 1 H is used as the counter that indicates an 8 -bit data rotation count.
b. The ROTXL instruction is used to set data (R0L) bit by bit in the C flag.
c. R1L is incremented when the C flag is 1 . No operation occurs when the C flag is 0 .
d. R1H is decremented each time the b.-c. process is performed. The process is repeated until R1H reaches 0 .

### 4.1.7 Flowchart



### 4.1.8 Program List

*** H8/300 ASSEMBLER PROGRAM NAME $=$

1
2
3

VER 1.0B ** 08/18/92 09:51:00


### 4.2 Shift 16-Bit Binary to Right (SHR)

MCU: H8/300 Series
H8/300L Series
Label name: SHR

### 4.2.1 Function

1. The software SHR shifts a 16 -bit binary number to the right.
2. Shift count: 1 to 16 .

3 This function is useful in multiplying a 16-bit binary number by $2-\mathrm{n}$ ( $\mathrm{n}=$ shift count).

### 4.2.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | 16-bit binary to be shifted right | R0 | 2 |
|  | Shift count | R1L | 1 |
| Output | Result of shift | R0 | 2 |

### 4.2.3 Internal Register and Flag Changes

| R0 | R1H | R1L | R2 | R3 | R4 | R5 | R6 | R7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\hat{t}$ | $\cdot$ | $\times$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |


| $\mathbf{I}$ | $\mathbf{U}$ | $\mathbf{H}$ | $\mathbf{U}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\times$ | $\times$ | $\times$ | $\times$ |

$\times$ : Unchanged

- : Indeterminate

千 : Result

| Program memory (bytes) |
| :---: |
| 10 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 168 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 4.2.5 Notes

The specified clock cycle count (162) is for shifting right 16 bits.

### 4.2.6 Description

1. Details of functions
a. The following arguments are used with the software SHR:

R0: Contains, as an input argument, a 16 -bit binary number to be right-shifted. The result of shift is placed in R0 after execution of the software SHR.
R1L: Contains, as an input argument, the right-shift count of a 16-bit binary number.
b. Figure 4.2 shows an example of the software SHR being executed. When the arguments are set as shown in (1), the 16 -bit binary number is shifted right as shown in (2). 0's are placed in the remaining upper bits.
(1) Input arguments


Figure 4.2 Example of Software SHR Execution
2. Notes on usage

R1L must satisfy the condition $\mathrm{H}^{\prime} 01 \leq \mathrm{R} 1 \mathrm{~L} \leq \mathrm{H}^{\prime} 0 \mathrm{~F}$; otherwise, R 0 contains all $0^{\prime} \mathrm{s}$.
3. Data memory

The software SHR does not use the data memory.
4. Example of use

Set a 16-bit binary number and a shift count in the input arguments and call the software SHR as a subroutine.


## 5. Operation

a. The upper 8 bits of a 16-bit binary number is shifted right and the least significant bit in the C flag. Then the lower 8 bits are rotated right. This causes the least significant bit (in the C flag) moves to the most significant bit of the lower 8 bits.


Figure 4.3 Example of Register Changes
b. R1L is used as the counter that indicates the shift count.

R1L is decremented each time the process a. is executed. This process is repeated until R1L reaches 0 .
4.2.7 Flowchart


### 4.2.8 Program List

*** H8/300 ASSEMBLER PROGRAM NAME $=$

```
VER 1.0B ** 08/18/92 09:51:29
```

```
;************************************************************************
;
        .SECTION SHR_code,CODE,ALIGN=2
        .EXPORT SHR
;
SHR .EQU $ ;Entry point
    SHLR ROH ;Shift 16 bit binary 1 bit right
    ROTXR ROL
    DEC R1L ;Decrement Shift counter
    BNE SHR ; Branch if not R1L=0
    RTS
    .END
```


## Section 5 COUNTER

### 5.1 4-Digit Decimal Counter

MCU: H8/300 Series
H8/300L Series

Label name: DECNT

### 5.1.1 Function

1. The software DCNT increments a 4-digit binary-coded decimal (BCD) counter by 1.
2. This function is useful in counting interrupts (external interrupts, timer interrupts, etc.) .

### 5.1.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | - | - | - |
| Output | 4-digit BCD counter | DCNTR (RAM) | 2 |
|  | Counter overflow | C flag (CCR) | 1 |

### 5.1.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | - | - | - | - | - | - | - |
| I | U | H | U | N | Z | V | C |
| - | - | $\times$ | - | $\times$ | $\times$ | $\times$ | 峝 |
| $\times$ : Unchanged <br> - : Indeterminate <br> 千 : Result |  |  |  |  |  |  |  |


| Program memory (bytes) |
| :---: |
| 18 |
| Data memory (bytes) |
| 2 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 28 |
| Reentrant |
| Impossible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 5.1.5 Description

1. Details of functions
a. The following arguments are used with the software DECNT:

DCNT: Used as a 4-digit BCD counter that is incremented by 1 each time the software DECNT is executed.
C flag (CCR): Indicates the state of the counter after execution of the software DECNT.
C flag = 1: The counter overflowed. (See figure 5.2.)
C flag $=0$ : The counter was incremented normally.
b. Figure 5.1 shows an example of the software DECNT being executed. When the software DECNT is executed, the 4-digit BCD counter is incremented as shown in (2).
2. Notes on usage

Figure 5.2 Example of Software DECNT Execution
(1) Before execution of software
$\left\{\operatorname{DCNTR}\left(H^{\prime} 4099\right)\right.$

| 4 | 0 | 9 | 9 |
| :--- | :--- | :--- | :--- |

DCNTR(H'4100)


Figure 5.1 Example of Software DECNT Execution


Figure 5.2 Example of Software DECNT Execution
3. Data memory

| Label name DCNTR | Bit 7 | $\}$ Contains a 4-digit BCD counter value. |
| :---: | :---: | :---: |
|  | Upper |  |
|  | Lower |  |

4. Example of use

5. Operation
a. The software DECNT uses data memory (DCNTR) as a 4-digit BCD counter.
b. Each time the software DECNT is executed as a subroutine, DCNTR is incremented to repeat decimal correction.

### 5.1.6 Flowchart



### 5.1.7 Program List



## Section 6 COMPARISO

### 6.1 Compare 32-Bit Binary Numbers

MCU: H8/300 Series
H8/300L Series
Label name: COMP

### 6.1.1 Function

1. The software COMP compares two 32 -bit binary numbers and sets the result (>, $=,<$ ) in the C and Z flags (CCR).
2. All arguments are unsigned integers.

### 6.1.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Comparand | R0, R1 | 4 |
|  | Source number | R2, R3 | 4 |
|  | Result of comparison | C flag, Z flag (CCR) |  |

### 6.1.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| 1 | U | H | U | N | Z | V | C |
| - | - | $\times$ | - | $\times$ | * | $\times$ | $\uparrow$ |

### 6.1.4 Specifications

| Program memory (bytes) |
| :---: |
| 8 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 16 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 6.1.5 Description

1. Details of functions
a. The following arguments are used with the software COMP:

R0, R1: Contain a 32 -bit binary comparand as input arguments. (See figure 6.1.)
R2, R3: Contain a source 32-bit binary number as input arguments. (See figure 6.1.)

| R0 | Upper |
| :--- | :--- |
| R1 | Lower |
| R2 | Upper |
|  | Lower |

32-bit binary comparand

Figure 6.1 Input Argument Setting
b. Table 6.1 shows an example of the software COMP being executed.

The C and Z flags are set according to the input arguments.
Table 6.1 Example of Software COMP Execution

| Input arguments |  |  | Output arguments |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Comparand |  |  | Large | Sign | CCR |  |  |
| R0 | R1 | Small | R2 | R3 | C flag | Z flag |  |
| F67D | 2001 | $<$ | 2200 | 4001 | 0 | 0 |  |
| 2010 | 2020 |  |  | 2010 | 2020 | 0 |  |
| 4001 | F000 | $>$ | A000 | BB00 | 1 | 1 |  |

c. The input arguments are stored even after execution of the software COMP.
2. Notes on usage

When not using upper bits, set 0's in them; otherwise, no correct result of comparison can be obtained because comparison is made on the numbers including indeterminate data set in the upper bits.
3. Data memory

The software COMP does not use the data memory.
4. Example of use

Set a source binary number and a comparand in the input arguments and call the software COMP as a subroutine.

5. Operation
a. Comparison of two or more words can be done by performing a series of 1-word comparisons.
b. The output arguments are the C and Z flags after execution of the compare instruction (CMP.W).
c. The upper words are compared by using the word compare instruction (CMP.W). If the upper words are not equal, the software COMP terminates. If the upper words are equal, then the lower words are compared.
6.1.6 Flowchart


### 6.1.7 Program List

```
```

*** H8/300 ASSEMBLER

```
```

*** H8/300 ASSEMBLER
PROGRAM NAME =
PROGRAM NAME =
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
1 0
1 0
COMP_cod C 0000 1D20
COMP_cod C 0000 1D20
COMP_cod C 0002 4602
COMP_cod C 0002 4602
COMP_cod C 0004 1D31
COMP_cod C 0004 1D31
COMP_cod C 0006
COMP_cod C 0006
COMP_cod C 0006 5470
COMP_cod C 0006 5470
25
25
26

```
26
```

* 

<
*)
<

```
*
```

* 
* 
* 

MP_cod C 0000
MP_cod C 0000
COMP_cod C

```
COMP_cod C
```

RTS
;
.END
;Entry point
CMP.W R2,R0
BNE LBL ;Branch if $\mathrm{z}=0$
CMP.W R3,R1
LBL
RTS
.END


## Section 7 ARITHMETIC OPERATION

### 7.1 Addition of 32-Bit Binary Numbers

MCU: H8/300 Series
H8/300L Series

Label name: ADD1

### 7.1.1 Function

1. The software ADD1 adds a 32-bit binary number to another 32-bit binary number and places the result (a 32-bit binary number) in a general-purpose register.
2. The arguments used with the software ADD1 are unsigned integers.
3. All data is manipulated on general-purpose registers.

### 7.1.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Augend | R0, R1 | 4 |
|  | Addend | R2, R3 | 4 |
| Output | Result of addition | RO, R1 | 4 |
|  | Carry | C flag (CCR) |  |

### 7.1.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\stackrel{1}{1}$ | - | - | - | - | - | - |
| I | U | H | U | N | Z | V | C |
| - | - | $\times$ | - | $\times$ | $\times$ | $\times$ | $\ddagger$ |
| $\times$ : Unchanged <br> - : Indeterminate <br> 今 : Result |  |  |  |  |  |  |  |

### 7.1.4 Specifications

| Program memory (bytes) |
| :---: |
| 8 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 14 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.1.5 Description

1. Details of functions
a. The following arguments are used with the software ADD1:

R0, R1: Contain a 32-bit binary augend as an input argument. The result of addition is placed in these registers after execution of the software ADD1.
R2, R3: Contain a 32-bit binary addend as an input argument.
C flag (CCR): Determines the presence or absence of a carry as an output argument after execution of the software ADD1.
C flag = 1: A carry occurred in the result. (See figure 7.1)
C flag $=0$ : No carry occurred in the result.


Figure 7.1 Example of Addition with a Carry
b. Figure 7.2 shows an example of the software ADD1 being executed. When the input arguments are set as shown in (1), the result of addition is placed in R0 and R1 as shown in (2).

| (1) Input arguments | ( $\mathrm{RO}^{\text {R1 }}$ | R0 R1 |  | $\longleftarrow$ Augend |
| :---: | :---: | :---: | :---: | :---: |
|  | (H'2DC5B06D) | 2D C5 | B0 6D |  |
|  |  | R2 R3 |  |  |
|  | $\begin{array}{r}  \\ +{ }^{\left(\mathrm{H}^{\prime} \mathrm{A} 82 \mathrm{C} 1 \mathrm{BF} \mathrm{~B}\right)} \end{array}$ | A8 2C | 1B F0 | $\longleftarrow$ Addend |
| (2) Output arguments | $\begin{array}{r} \mathrm{RO}, \mathrm{R1} \\ \text { (H'D5F1CC5D) } \end{array}$ | R0 | R1 | $\longleftarrow$ Result of addition |
|  |  | D5 F1 | CC 5D |  |
|  | C bit | 0 |  |  |

Figure 7.2 Example of Software ADD1 Execution
2. Notes on usage

When upper bits are not used (see figure 7.3), set 0's in them; otherwise, no correct result can be obtained because addition is done on the numbers including indeterminate data.


Figure 7.3 Example of Addition with Upper Bits Unused
b. After execution of the software ADD1, the augend is destroyed because the result is placed in R0 and R1. If the augend is necessary after software ADD1 execution, save it on memory.
3. Data memory

The software ADD1 does not use the data memory.
4. Example of use

Set an augend and an addend in the input arguments and call the software ADD1 as a subroutine.

5. Operation
a. Addition of 3 bytes or more can be done by repeating 1-byte additions.
b. A 1-word add instruction (ADD.W), which does not involve the state of the C flag, is used to add the lower word shown by equation 1 . The C flag is set if a carry occurs after execution of the equation.
$\mathrm{R} 1+\mathrm{R} 3 \rightarrow \mathrm{R} 1$ $\qquad$ equation 1
c. A 1-byte add instruction (ADDX.B), which involves the state of the C flag, is used twice to add the upper word shown by equation 2 .
$\mathrm{R} 0 \mathrm{~L}+\mathrm{R} 2 \mathrm{~L}+\mathrm{C} \rightarrow \mathrm{R} 0 \mathrm{~L}$
$\mathrm{R} 0 \mathrm{H}+\mathrm{R} 2 \mathrm{H}+\mathrm{C} \rightarrow \mathrm{R} 0 \mathrm{H}$
$\cdots \cdots \cdots \cdot$ equation 1
The C flag indicates a carry that may occur in the result of addition of the lower word executed in $b$. and the lower bytes of the upper word.

### 7.1.6 Flowchart



### 7.1.7 Program List



### 7.2 Subtraction of 32-Bit Binary Numbers

MCU: H8/300 Series
H8/300L Series
Label name: SUB1

### 7.2.1 Function

1. The software SUB1 subtracts a 32 -bit binary number from another 32 -bit binary number and places the result (a 32-bit binary number) in a general-purpose register.
2. The arguments used with the software SUB1 are unsigned integers.
3. All data is manipulated on general-purpose registers.

### 7.2.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Minuend | $\mathrm{R} 0, \mathrm{R} 1$ | 4 |
|  | Subtrahend | $\mathrm{R} 2, \mathrm{R} 3$ | 4 |
|  | Result of subtraction | R0, R1 | 4 |
|  | Borrow | C flag (CCR) |  |

### 7.2.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\hat{*}$ | $\dagger$ | $\times$ | $\times$ | - | - | - | - |
| 1 | U | H | U | N | Z | V | C |
| - | - | $\times$ | - | $\times$ | $\times$ | $\times$ | $\uparrow$ |

$\times$ : Unchanged

- : Indeterminate
f : Result

| Program memory (bytes) |
| :---: |
| 8 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 14 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.2.5 Description

1. Details of functions
a. The following arguments are used with the software SUB1:

R0, R1: Contain a 32-bit binary minuend as an input argument. The result of subtraction is placed in these registers after execution of the software SUB1.
R2, R3: Contain a 32-bit binary subtrahend as an input argument.
C flag (CCR): Determines the presence or absence of a borrow as an output argument after execution of the software SUB1.
C flag =1: A borrow occurred in the result. (See figure 7.4)
C flag $=0$ : No borrow occurred in the result.


C flag |  | 5 | F | 7 | 5 | 8 | 1 | F | F |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |$\leftarrow$ Result Borrow

Figure 7.4 Example of Subtraction with a Borrow
b. Figure 7.5 shows an example of the software SUB1 being executed. When the input arguments are set as shown in (1), the result of subtraction is placed in R0 and R1 as shown in (2).


Figure 7.5 Example of Software SUB1 Execution
2. Notes on usage
a. When upper bits are not used (see figure 7.6), set 0's in them; otherwise, no correct result can be obtained because subtraction is done on the numbers including indeterminate data.


Figure 7.6 Example of Subtraction with Upper Bits Unused
b. After execution of the software SUB1, the minuend is destroyed because the result is contained in R0 and R1. If the minuend is necessary after software SUB1 execution, save it on memory.
3. Data memory

The software SUB1 does not use the data memory.
4. Example of use

Set a minuend and a subtrahend in the input arguments and call the software SUB1 as a subroutine.

| WORK1 | .RES. W | 2 |  | Reserves a data memory area in which the user program places a 32-bit binary minuend. |
| :---: | :---: | :---: | :---: | :---: |
| WORK2 | .RES. W | 2 |  | Reserves a data memory area in which the user program places a 32-bit binary subtrahend. |
| WORK3 | .RES. W | 2 |  | Reserves a data memory area for storage of the result of subtraction. |
|  | MOV. W MOV. W | @WORK1, R0 <br> @WORK1+2, R1 |  | Places in the input arguments (R0 and R1) the 32-bit binary minuend set by the user program. |
|  | MOV. W MOV. W | @WORK2, R2 <br> @WORK2+2, R3 | f | Places in the input arguments (R2 and R3) the 32-bit binary subtrahend set by the user program. |
|  | JSR | @SUB1 | ....... | Calls the software SUB1 as a subroutine. |
|  | BCS | BORROW |  | Branches to the borrow processing routine if a borrow has occurred in the result. |
|  | MOV. W MOV. W | R0, @WORK3 <br> R1, @WORK3+2 |  | Places the result (set in the output arguments (R0 and R1) in the data memory of the user program. |
| BORROW | Borrow | processing routine |  |  |
|  | $\vdots$ |  |  |  |

5. Operation
a. Subtraction of 3 bytes or more can be done by repeating 1-byte subtractions.
b. A 1-word subtract instruction (SUB.W), which does not involve the state of the C flag, is used to subtract the lower word shown by equation 1 . The C flag is set if a borrow occurs after execution of the equation.
R1-R3 $\rightarrow$ R1 $\qquad$ equation 1
c. A 1-byte subtract instruction (SUBX.B), which involves the state of the C flag, is used twice to subtract the upper word shown by equation 2 .

R0L - R2L - C $\rightarrow$ R0
$\mathrm{R} 0 \mathrm{H}-\mathrm{R} 2 \mathrm{H}-\mathrm{C} \rightarrow \mathrm{R} 0\}$
equation 2

The C flag indicates a borrow that may occur in the result of subtraction of the lower word executed in $b$. and the lower bytes of the upper word.

### 7.2.6 Flowchart



### 7.2.7 Program List



### 7.3 Multiplication of 16-Bit Binary Numbers

MCU: H8/300 Series
H8/300L Series
Label name: MUL

### 7.3.1 Function

1. The software MUL multiplies a 16 -bit binary number by another 16 -bit binary number and places the result (a 32-bit binary number) in a general-purpose register.
2. The arguments used with the software MUL are unsigned integers.
3. All data is manipulated on general-purpose registers.

### 7.3.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| nnput | Multiplicand | R 1 | 2 |
|  | Multiplier | R 0 | 2 |
|  | Result of multiplication | $\mathrm{R} 1, \mathrm{R} 2$ | 4 |

7.3.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\times$ | $\hat{y}$ | $\hat{y}$ | $\times$ | $\times$ | $\times$ | $\times$ | $\cdot$ |
| I | U | H | U | N | Z | V | C |
| $\cdot$ | $\cdot$ | $\times$ | $\cdot$ | $\times$ | $\times$ | $\times$ | $\times$ |

$\times$ : Unchanged

- : Indeterminate

今 : Result
7.3.4 Specifications

| Program memory (bytes) |
| :---: |
| 32 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 86 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.3.5 Description

## 1. Details of functions

a. The following arguments are used with the software MUL:

R0: Contains a 16-bit binary multiplier as an input argument.
R1: Contains a 16-bit binary multiplicand as an input argument. The upper 2 bytes of the result are placed in this register after execution of the software MUL.
R2: Contains the lower 2 bytes of the result as an output argument.


Figure 7.7 Input Argument Setting
b. Figure 7.8 shows an example of the software MUL being executed. When the input arguments are set as shown in (1), the result of multiplication is placed in R1 and R2 as shown in (2).

| (1) Input arguments |  | R1 (H'A0B6) |  |  |  | A 0 B 6 |  | $\longleftarrow$ Multiplicand <br> 〔 Multiplier |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R0 ( $\mathrm{H}^{\prime} 1 \mathrm{FF6A}$ ) |  |  |  | 1 | 6 |  |  |
| (2) Output arguments | $\left\{\begin{array}{c} \mathrm{R} 1, \mathrm{R2} \\ \left(\mathrm{H}^{\prime} 13 \mathrm{~B} 8955 \mathrm{C}\right) \end{array}\right.$ |  | 3 | B | 8 | 9 |  |  | - Result of multiplication |

Figure 7.8 Example of Software MUL Execution
c. Table 7.1 lists the results of multiplication with 0's placed in the input arguments.

Table 7.1 Results of Multiplication with 0's Placed in Input Arguments Input argument

Output argument

| Multiplicand (R1) | Multiplier (R0) | Product (R1, R2) |
| :---: | :---: | :---: |
| $H^{\prime * * * *}$ | H'0000 | H'00000000 |
| H'0000 | $H^{\prime * * * *}$ | H'00000000 |
| H'0000 | H'0000 | H'00000000 |

Note: $\mathrm{H}^{\prime} * * * *$ is a hexadecimal number.
2. Notes on usage
a. When upper bits are not used (see figure 7.9), set 0's in them; otherwise, no correct result can be obtained because multiplication is made on the numbers including indeterminate data.


Figure 7.9 Example of Multiplication with Upper Bits Unused
b. After execution of the software MUL, the multiplicand is destroyed because the result is placed in R1. If the multiplicand is necessary after software MUL execution, save it on memory.
3. Data memory

The software MUL does not use the data memory.
4. Example of use

Set a multiplicand and a multiplier in the input arguments and call the software MUL as a subroutine.

| WORK1 | .RES. W | 1 | $\ldots . .$ | Reserves a data memory area in which the user program places a 16 -bit binary multiplicand. |
| :---: | :---: | :---: | :---: | :---: |
| WORK2 | .RES. W | 1 |  | Reserves a data memory area in which the user program places a 16 -bit binary multiplier. |
| WORK3 | .RES. W MOV. W | 2 ${ }^{\text {@WORK1, R1 }}$ | $\begin{gathered} \ldots \\ \ldots \\ \ldots . . \end{gathered}$ | Reserves a data memory area for storage of the result of multiplication (a 32-bit binary number). Places in the input arguments (R1) the 16bit binary multiplicand set by the user program. |
|  | MOV. W | @WORK2, R0 |  | Places in the input arguments (RO) the 16bit binary multiplier set by the user program. |
|  | JSR | @MUL | ......... | Calls the software MUL as a subroutine. |
|  | MOV. W MOV. W | R1, @WORK3 R2, @WORK3+2 |  | Places the result (the 32-bit binary number, set in the output arguments) in the data memory of the user program. |

5. Operation
a. Figure 7.10 shows an example of multiplying 16-bit binary numbers.
(i) Multiplicand x (lower bytes of multiplier)


Multiplicand

Multiplier (lower bytes)
(2)
(3) $\{(1)+(2)\}$
(ii) Multiplicand x (upper bytes of multiplier)

(iii) (3)+(6)

(7)Result of multiplication $\{(3)+(6)\}$

Figure 7.10 Example of Software MUL Execution
Multiplication of 16-bit binary numbers consists of two stages as shown in figure 7.10: (3) finding two partial products with the MULXU instruction and adding the two results (6).
b. The program runs in the following steps:
(i) The MULXU instruction is used to obtain the result of the multiplicand (lower bytes) $\times$ the multiplier (lower bytes) ((1) in figure 7.10) and the result of the multiplicand (upper bytes) $\times$ the multiplier (lower bytes) ((2) in figure 7.10). Then these two results are added to obtain a partial product, that is, the multiplicand $x$ the multiplier (lower bytes) ((3) in figure 7.10).
(ii) The MULXU instruction is used to obtain another partial product, that is, the multiplicand $x$ the multiplier (upper bytes) ((6) in figure 7.10).
(iii) The two partial products (i) and (ii) are added to obtain the final product ((4) in figure 7.10).

### 7.3.6 Flowchart



### 7.3.7 Program List

*** H8/300 ASSEMBLER
VER 1.0B ** 08/18/92 09:54:03
PROGRAM NAME $=$

| 1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 2 |  |  |  |  |
| 3 |  |  |  |  |
| 4 |  |  |  |  |
| 5 |  |  |  |  |
| 6 |  |  |  |  |
| 7 |  |  |  |  |
| 8 |  |  |  |  |
| 9 |  |  |  |  |
| 10 |  |  |  |  |
| 11 |  |  |  |  |
| 12 |  |  |  |  |
| 13 |  |  |  |  |
| 14 |  |  |  |  |
| 15 MUL_code C 0000 |  |  |  |  |
| 16 |  |  |  |  |
| 17 |  |  |  |  |
| 18 | MUL_code | C |  | 00000000 |
| 19 | MUL_code | C | 0000 | 0C9A |
| 20 | MUL_code | C | 0002 | 0C1C |
| 21 | MUL_code | C | 0004 | 0C9B |
| 22 | MUL_code | C | 0006 | 0C19 |
| 23 |  |  |  |  |
| 24 | MUL_code | C | 0008 | 5082 |
| 25 | MUL_code | C | 000A | 5084 |
| 26 | MUL_code | C | 000C | 5003 |
| 27 | MUL_code | C | 000E | 5001 |
| 28 |  |  |  |  |
| 29 | MUL_code | C | 0010 | 08C2 |
| 30 | MUL_code | C | 0012 | 9400 |
| 31 | MUL_code | C | 0014 | 0839 |
| 32 | MUL_code | C | 0016 | 9100 |
| 33 |  |  |  |  |
| 34 | MUL_code | C | 0018 | 08B2 |
| 35 | MUL_code | C | 001A | OE49 |
| 36 | MUL_code | C | 001C | 9100 |
| 37 |  |  |  |  |
| 38 | MUL_code | C | 001E | 5470 |
| 39 |  |  |  |  |
| 40 |  |  |  |  |
| **** | **TOTAL ER | RRO | ORS | 0 |
| **** | **TOTAL Wa | ARN | NINGS | 0 |



### 7.4 Division of 32-Bit Binary Numbers

MCU: H8/300 Series
H8/300L Series
Label name: DIV

### 7.4.1 Function

1. The software DIV divides a 32-bit binary number by another 32-bit binary number and places the result (a 32-bit binary number) in a general-purpose register.
2. The arguments used with the software DIV are unsigned integers.
3. All data is manipulated on general-purpose registers.

### 7.4.2 Arguments

| Description |  |  | Memory area |
| :--- | :--- | :--- | :--- |
| nnput | Dividend | R0, R1 | Data length (bytes) |
|  | Divisor | R2, R3 | 4 |
|  | Result of division (Quotient) | R0, R1 | 4 |
|  | Result of division (Remainder) | R4, R5 | 4 |
|  | Errors | Z flag (CCR) | 4 |

### 7.4.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | $\uparrow$ | $\times$ | $\times$ | 㕟 | $\uparrow$ | - | - |
| I | U | H | U | N | Z | V | C |
| - | $\times$ | - | $\times$ | $\times$ | $\uparrow$ | $\times$ | $\times$ |

[^2]- : Indeterminate

千 : Result

| Program memory (bytes) |
| :---: |
| 58 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 1374 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.4.5 Description

1. Details of functions
a. The following arguments are used with the software DIV:

R0: Contains the upper 2 bytes of a 32-bit binary dividend. The upper 2 bytes of the result of division (quotient) are placed in this register after execution of the software DIV.

R1: Contains the lower 2 bytes of the 32-bit binary dividend. The lower 2 bytes of the result of division (quotient) are placed in this register after execution of the software DIV.

R2: Contains the upper 2 bytes of a 32-bit binary divisor as an input argument.
R3: Contains the lower 2 bytes of the 32-bit binary divisor as an input argument.
R4: The upper 2 bytes of the result of division (remainder) are placed in this register as an output argument.
R5: The lower 2 bytes of the result of division (remainder) are placed in this register as an output argument.

Z flag (CCR): Determines the presence or absence of an error (division by 0 ) with the software DIV as an output argument.
$Z$ flag $=1$ : The divisor was 0 .
$Z$ flag $=0$ : The divisor was not 0 .


Figure 7.11 Input Argument Setting
b. Figure 7.12 shows an example of the software DIV being executed. When the input arguments are set as shown in (1), the result of division is placed as shown in (2).

|  |  | (2) Output arguments |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R0 | R1 | R4 | R5 |
|  |  | $00 \quad 00$ | 00 04 | OF 3D | 26 9C |
| R2 R3 |  | Quotient ( $\mathrm{H}^{\prime}$ O0000004) |  | Remainder (H'OF3D269C) |  |
|  |  | R0 R1 |  |  |  |
| 10 00 | 00 | 4F 3D | 26 9C |  |  |
| Divisor ( $\mathrm{H}^{\prime} 10000000$ ) |  | Dividend (H'4F3D269C) |  |  |  |

Figure 7.12 Example of Software DIV Execution
c. Table 7.2 lists the results of division with 0 's placed in the input arguments.

## Table 7.2 Results of Division with 0's Placed in Input Arguments

| Input argument | Output argument |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Dividend (R0, R1) | Divisor (R2, R3) | Quotient (R0, R1) | Remainder (R4, R5) | Error (Z) |
| $H^{\prime * * * * * * * * * ~}$ | H $^{\prime} 00000000$ | $H^{\prime * * * * * * * * *}$ | H $^{\prime} 00000000$ | 1 |
| H $^{\prime} 00000000$ | $H^{\prime} * * * * * * *$ | $H^{\prime} 00000000$ | $H^{\prime} 00000000$ | 0 |
| H $^{\prime} 00000000$ | H $^{\prime} 00000000$ | H $^{\prime} 00000000$ | H $^{\prime} 00000000$ | 1 |

Note: $H^{1 * * * *}$ is a hexadecimal number.
2. Notes on usage

When upper bits are not used (see figure 7.13), set 0's in them; otherwise, no correct result can be obtained because division is done on the numbers including indeterminate data.


Figure 7.13 Example of Division with Upper Bits Unused
b. After execution of the software DIV, the dividend is destroyed because the quotient is placed in R0 and R1. If the dividend is necessary after software DIV execution, save it on memory.
3. Data memory

The software DIV does not use the data memory.
4. Example of use

Set a dividend and a divisor in the input arguments and call the software DIV as a subroutine.

5. Operation
a. A binary division can be done by performing a series of subtractions. figure 7.14 shows an example of division ( $\mathrm{H}^{\prime} 0 \div \mathrm{DH}^{\prime} 03$ ).


Figure 7.14 Example of Software DIV Execution (H'0D $\div \mathbf{H}^{\prime} \mathbf{0 3}$ )
This example indicates that the quotient and remainder are obtained by repeating a process of subtracting the dividend from the divisor. More specifically, the dividend is taken out bit by bit from the upper byte and the divisor is subtracted from the sum of the data and the previous result of subtraction.
b. The program runs in the following steps:
(i) A shift count (D732) is set.
(ii) The dividend is 1 bit shifted to the left to place the most significant bit c. in the least significant bit of the remainder.
(iii) The divisor is subtracted from the remainder.

If the result is positive, " 1 " is placed in the least significant bit of the dividend $((1) \rightarrow$ $(2) \rightarrow(3)$ in figure 7.14). If the result is negative, " 0 " is placed in the least significant bit of the dividend and the divisor is added to the result to return to the state before the subtraction. ((4) $\rightarrow$ (5) $\rightarrow$ (6) in figure 7.14).
(iv) The shift count (set in step (i)) is decremented.
(v) Steps (ii) to (iv) are repeated until the shift count reaches $\mathrm{H}^{\prime} 00$.


......... ( Decrements R6L (loop count).
......... (Branches if R6L is not 0 .
......... (Places 0 in the $Z$ flag (CCR).

### 7.4. $\quad$ Program List



### 7.5 Addition of Multiple-Precision Binary Numbers

MCU: H8/300 Series
H8/300L Series

Label name: ADD2

### 7.5.1 Function

1. The software ADD2 adds a multiple-precision binary number to another multiple-precision binary number and places the result in the data memory where the augend was placed.
2. The arguments used with the software ADD2 are unsigned integers, each being up to 255 bytes long.

### 7.5.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| npput | Augend and addend byte length | ROL | 1 |
|  | Start address of augend | R3 | 2 |
|  | Start address of addend | R4 | 2 |
| Output | Start address of the result of addition | R3 | 2 |
|  | Error | Z flag (CCR) |  |
|  | Carry | C flag (CCR) |  |

### 7.5.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\times$ | $\times$ | $\times$ | $\hat{*}$ | $\times$ | $\times$ | $\bullet$ | $\bullet$ |
| I | U | H | U | N | Z | V | C |
| $\cdot$ | $\cdot$ | $\times$ | $\cdot$ | $\times$ | $\hat{v}$ | $\times$ | $f$ |

$\times$ : Unchanged

- : Indeterminate
- : Result

| Program memory (bytes) |
| :---: |
| 42 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 7170 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.5.5 Notes

The clock cycle count (7170) in the specifications is for addition of 255 bytes to 255 bytes.

### 7.5.6 Description

1. Details of functions
a. The following arguments are used with the software ADD2:

R0L: Contains, as an input argument, the byte count of an augend and an addend in 2digit hexadecimals.
R3: Contains the start address of the augend in the data memory area. The start address of the result of addition is placed in this register after execution of the software ADD2.
R4: Contains, as an input argument, the start address of the addend in the data memory area.

Z flag (CCR): Indicates an error in data length as an output argument.

Z flag $=0$ : The data byte count $(\mathrm{R} 0 \mathrm{~L})$ was not 0 .
Z flag $=1$ : The data byte count (R0L) was 0 (indicating an error).
C flag (CCR): Determines the presence or absence of a carry, as an output argument, after execution of the software ADD2.
C flag $=0$ : No carry occurred in the result of addition.
C flag $=1$ : A carry occurred in the result of addition (see figure 17-2).
b. Figure 7.15 shows an example of the software ADD2 being executed. When the input arguments are set as shown in (1), the result of addition is placed in the data memory area as shown in (2).


Figure 7.15 Example of Software ADD2 Execution
Figure 7.16 shows an example of addition with a carry that occurred in the result.


Figure 7.16 Example of Addition with a Carry
2. Notes on usage
a. When upper bits are not used (see figure 7.17), set 0's in them. The software ADD2 performs byte-based addition; if 0's are not set in the upper bits unused, no correct result can be obtained because the addition is done on the numbers including indeterminate data.


Figure 7.17 Example of Addition with Upper Bits Unused
b. After execution of the software ADD2, the augend is destroyed because the result is placed in the data memory area where the augend was set. If the augend is necessary after software ADD2 execution, save it on memory.
3. Data memory

The software ADD2 does not use the data memory.
4. Example of use

This is an example of adding 8 bytes of data. Set the start addresses of a byte count, an augend and an addend in the registers and call the software ADD2 as a subroutine.

5. Operation
a. Addition of multiple-precision binary numbers can be done by performing a series of add instructions with a carry flag (ADDX.B) as the augend and addend data are placed in registers on a byte basis.
b. The end address of the data memory area containing the augend is placed in R3, and the end address of the data memory area containing the addend is placed in R4.
c. R1L is cleared for saving the C flag.
d. The augend and addend are loaded in R2L and R 2 H respectively, byte by byte, starting at their end address and equation 1 is executed:

$$
\begin{align*}
\text { Augend }+ \text { addend }+\mathrm{C} & \rightarrow \mathrm{R} 2 \mathrm{~L}  \tag{equation 1}\\
\mathrm{R} 2 \mathrm{~L} & \rightarrow @ \mathrm{R} 3
\end{align*}
$$

where the C flag indicates a carry that may occur in the result of addition of the lower bytes.
e. The result of d. is placed in the data memory area for the augend.
f. R3, R4, and R0L are decremented each time the process d. to e. terminates. This processing is repeated until R0L reaches 0 .

### 7.5.7 Flowchart




- Adds the augend, addend and carry and places the result in the data memory area where the augend was placed.
......... $\begin{aligned} & \text { Repeats this process as many times as the } \\ & \text { byte count of the addition data }\end{aligned}$ byte count of the addition data.
.......... (Sets bit 0 of R1L in the C flag.
......... (Clears the Z flag to 0 .

Note: ADD2 is the same as SUB2, ADDD2, and SUBD2 except for the step surrounded by dotted lines.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
20

21 ADD2_cod C 00000000
ADD2_cod C 0000 F000
ADD2_cod C 00020 C 81
ADD2_cod C 00044722
ADD2_cod C 0006 OD35
ADD2_cod C 0008
ADD2_cod C 0008 1B00
ADD2_cod C 000A 0905
ADD2_cod C 000C 0904
ADD2_cod C 000E F900
ADD2_cod C 0010
ADD2_cod C 0010 685A
ADD2_cod C 00126842 ADD2_cod C 00147709
ADD2_cod C 0016 0E2A
ADD2_cod C 00186709
ADD2_cod C 001A 68DA
ADD2_cod C 001C 1B05
ADD2_cod C 001E 1B04
ADD2_cod C 0020 1A01
ADD2_cod C 0022 46EC 42
43 ADD2_cod C 00247709
ADD2_cod C 0026 06FB
ADD2_cod C 0028
ADD2_cod C 00285470
47
48
*****TOTAL ERRORS 0
*****TOTAL WARNINGS


### 7.6 Subtraction of Multiple-Precision Binary Numbers

MCU: H8/300 Series
H8/300L Series
Label name: SUB2

### 7.6.1 Function

1. The software SUB2 subtracts a multiple-precision binary number from another multipleprecision binary number and places the result in the data memory where the minuend was set.
2. The arguments used with the software SUB2 are unsigned integers, each being up to 255 bytes long.

### 7.6.2 Arguments

| Description |  |  | Memory area |
| :--- | :--- | :--- | :--- |
| Input | Minuend and subtrahend byte <br> count | ROL | Data length (bytes) |
|  | Start address of minuend | R3 | 1 |
|  | Start address of subtrahend | R4 | 2 |
| Output | Start address of result | R3 | 2 |
|  | Error | Z flag (CCR) |  |
|  | Borrow | C flag (CCR) |  |

### 7.6.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ | $\uparrow$ | $\times$ | $\times$ | - | - |
| 1 | U | H | U | N | Z | V | C |
| - | - | $\times$ | - | $\times$ | $\uparrow$ | $\times$ | $\uparrow$ |


| Program memory (bytes) |
| :---: |
| 42 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 7170 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.6.5 Notes

The clock cycle count (7170) in the specifications for subtraction of 255 bytes from 255 bytes.

### 7.6.6 Description

1. Details of functions
a. The following arguments are used with the software SUB2:

R0L: Contains, as an input argument, the byte count of a minuend and the byte count of a subtrahend in 2-digit hexadecimals.
R3: Contains, as an input argument, the start address of the data memory area where the minuend is placed. After execution of the software SUB2, the start address of the result is placed in this register.
R4: Contains, as an input argument, the start address of the data memory area where the subtrahend is placed.
Z flag (CCR): Indicates an error in data length as an output argument.
$Z$ flag $=0$ : The data byte count $(R 0 L)$ was not 0 .
Z flag $=1$ : The data byte count $(\mathrm{R} 0 \mathrm{~L})$ was 0 , indicating an error.
C flag (CCR): Determines the presence or absence of a borrow after software SUB2 execution as an output argument.
C flag $=0$ : No borrow occurred in the result.
C flag = 1: A borrow occurred in the result. (See figure 7.19)
b. Figure 7.18 shows an example of the software SUB2 being executed. When the input arguments are set as shown in (1), the result of subtraction is placed in the data memory area as shown in (2).


Figure 7.18 Example of Software SUB2 Execution
Figure 7.19 shows an example of subtraction with a borrow that has occurred in the result.


Figure 7.19 Example of Subtraction with a Borrow
2. Notes on usage
a. When upper bits are not used (see figure 7.20), set 0's in them. The software SUB2 performs byte-based subtraction; if 0's are not set in the upper bits unused, no correct result can be obtained because the subtraction is done on the numbers including indeterminate data.


Figure 7.20 Example of Subtraction with Upper Bits Unused
b. After execution of the software SUB 2 , the minuend is destroyed because the result is placed in the data memory area where the minuend was set. If the minuend is necessary after software SUB2 execution, save it on memory.
3. Data memory

The software SUB2 does not use the data memory.
4. Example of use

This is an example of subtracting 8 bytes of data. Set the start addresses of a byte count, a minuend and a subtrahend in the registers and call the software SUB2 as a subroutine.

5. Operation
a. Subtraction of multiple-precision binary numbers can be done by repeating a subtract instruction with a carry flag (SUBX.B) as the minuend and subtrahend data are placed in registers on a byte basis.
b. The end address of the data memory area containing the minuend is placed in R3, and the end address of the data memory area containing the subtrahend is placed in R4.
c. R1L is cleared for saving the C flag.
d. The minuend and subtrahend are loaded in R2L and R2H respectively, byte by byte, starting at their end address and equation 1 is executed:

Minuend - subtrahend $-\mathrm{C} \rightarrow$ R2L

$$
\mathrm{R} 2 \mathrm{~L} \rightarrow @ \mathrm{R} 3
$$

where the C flag indicates a carry that may occur in the result of subtraction of the lower bytes.
e. The result of $d$. is placed in the data memory area for the minuend.
f. R3, R4, and R0L are decremented each time the process d. to e. terminates. This processing is repeated until R0L reaches 0 .

### 7.6.7 Flowchart



$\cdots \cdots \cdots\left\{\begin{array}{l}\text { Subtracts the subtrahend and borrow from } \\ \text { the minuend and places the result in the data } \\ \text { memory area where the minuend is placed. }\end{array}\right.$
$\ldots \cdots . . .\left[\begin{array}{l}\text { Repeats this process as many times as the } \\ \text { byte count of the subtraction data. }\end{array}\right.$ byte count of the subtraction data.
......... (Sets bit 0 of R1L in the $C$ flag.
.......... (Clears the $Z$ flag to 0.

Note: SUB2 is the same as ADD2, ADDD2, and SUBD2 except for the step surrounded by dotted lines.

### 7.6.8 Program List



### 7.7 Addition of 8-Digit BCD Numbers

MCU: H8/300 Series
H8/300L Series
Label name: ADDD1

### 7.7.1 Function

1. The software ADDD1 adds an 8 -digit binary-coded decimal (BCD) number to another 8 -digit BCD number and places the result (an 8 -digit BCD number) in a general-purpose register.
2. The arguments used with the software ADDD1 are unsigned integers.
3. All data is manipulated in general-purpose registers.

### 7.7.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Augend | R0, R1 | 4 |
|  | Addend | R2, R3 | 4 |
| Output | Result of addition | R0, R1 | 4 |
|  |  |  |  |
|  | Carry | C flag (CCR) |  |

### 7.7.3 Internal Register and Flag Changes

| RO | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\uparrow$ | - | - | - | - | - | - |
| 1 | U | H | U | N | Z | V | C |
| - | - | $\times$ | - | $\times$ | $\times$ | $\times$ | $\uparrow$ |

$\times$ : Unchanged

- : Indeterminate

今 : Result

| Program memory (bytes) |
| :---: |
| 18 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 24 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.7.5 Description

1. Details of functions
a. The following arguments are used with the software ADDD1:

R0, R1: Contain an 8-digit BCD augend ( 32 bits long). After execution of the software ADDD1, the result of addition (an 8-digit BCD number, 32 bits long) is placed in this register.
R2, R3: Contain an 8-digit BCD addend (32 bits long) as an input argument.
C flag (CCR): Determines the presence or absence of a carry, as an output argument, after execution of the software ADDD1.

C flag = 1: A carry occurred in the result of addition. (See figure 7.21.)
C flag $=0$ : No carry occurred in the result of addition.


Figure 7.21 Example of Addition with a Carry
b. Figure 7.22 shows an example of the software ADDD1 being executed. When the input arguments are set as shown in (1), the result of addition is placed in R0 and R1 as shown in (2).


Figure 7.22 Example of Software ADDD1 Execution
2. Notes on usage
a. When upper bits are not used (see figure 7.23), set 0's in them; otherwise, no correct result can be obtained because addition is done on the numbers including indeterminate data.


Figure 7.23 Example of Addition with Upper Bits Unused
b. After execution of the software ADDD1, the augend is destroyed because the result is placed in R1 and R2. If the augend is necessary after software ADDD1 execution, save it on memory.
3. Data memory

The software ADDD1 does not use the data memory.
4. Example of use

Set an augend and an addend in the registers and call the software ADDD1 as a subroutine.


## 5. Operation

a. Addition of 2 bytes or more of BCD numbers can be done by performing a series of 1-byte additions with decimal correction.
b. A 1-byte add instruction (ADD.B), which does not involve the state of the C flag, is used to add the most significant byte given in equation 1 . If a carry occurs after execution of equation 1, the C flag is set. Then a decimal correct instruction (DAA) is used to perform decimal correction.

R1L + R3L $\rightarrow$ R1L $\qquad$ equation 1
Decimal correction of R1L $\rightarrow$ R1L
c. A 1-byte add instruction (ADDX.B), which involves the state of the C flag, and a decimalcorrect instruction are executed three times to add the upper bytes given in equation 2 .
$\mathrm{R} 1 \mathrm{H}+\mathrm{R} 3 \mathrm{H}+\mathrm{C} \rightarrow \mathrm{R} 1 \mathrm{H}$ Decimal correction of R1H $\rightarrow \mathrm{R} 1 \mathrm{H}$
$\mathrm{R} 0 \mathrm{H}+\mathrm{R} 2 \mathrm{~L}+\mathrm{C} \rightarrow \mathrm{R} 0 \mathrm{~L}$ Decimal correction of R0L $\rightarrow \mathrm{R} 0 \mathrm{~L}$
equation 2
$\mathrm{R} 0 \mathrm{H}+\mathrm{R} 2 \mathrm{H}+\mathrm{C} \rightarrow \mathrm{R} 0 \mathrm{H}$ Decimal correction of $\mathrm{R} 0 \mathrm{H} \rightarrow \mathrm{R} 0 \mathrm{H}$

The C flag indicates a carry that may occur in the result of addition of the least significant byte, the upper bytes of the lower word, and the lower bytes of the upper word that was executed in step (b).

### 7.7.6 Flowchart



### 7.7.7 Program List



### 7.8 Subtraction of 8-Digit BCD Numbers

MCU: H8/300 Series
H8/300L Series
Label name: SUBD1

### 7.8.1 Function

1. The software SUBD1 subtracts an 8 -digit binary-coded decimal (BCD) number from another 8 -digit BCD number and places the result (an 8 -digit BCD number) in a general-purpose register.
2. The arguments used with the software SUBD1 are unsigned integers.
3. All data is manipulated in general-purpose registers.

### 7.8.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Minuend | R0, R1 | 4 |
|  | Subtrahend | R2, R3 | 4 |
| Output | Result of subtraction | R0, R1 | 4 |
|  | Borrow | C flag (CCR) |  |

### 7.8.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | $\uparrow$ | - | - | - | - | - | - |
| 1 | U | H | U | N | Z | V | C |
| - | - | $\times$ | - | $\times$ | $\times$ | $\times$ | $\uparrow$ |


| Program memory (bytes) |
| :---: |
| 18 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 24 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.8.5 Description

1. Details of functions
a. The following arguments are used with the software SUBD1:

R0, R1: Contain an 8 -digit BCD minuend ( 32 bits long). After execution of the software SUBD1, the result of subtraction (an 8-digit BCD number, 32 bits long) is placed in this register.
R2, R3: Contain an 8-digit BCD subtrahend ( 32 bits long) as an input argument.
C flag (CCR): Determines the presence or absence of a borrow, as an output argument, after execution of the software SUBD1.
C flag =1: A borrow occurred in the result of subtraction. (See figure 7.24.)
C flag $=0$ : No borrow occurred in the result of subtraction.


Figure 7.24 Example of Subtraction with a Borrow
b. Figure 7.25 shows an example of the software SUBD1 being executed. When the input arguments are set as shown in (1), the result of subtraction is placed in R0 and R1 as shown in (2).


Figure 7.25 Example of Software SUBD1 Execution
2. Notes on usage
a. When upper bits are not used (see figure 7.26), set 0's in them; otherwise, no correct result can be obtained because subtraction is done on the numbers including indeterminate data.


Figure 7.26 Example of Subtraction with Upper Bits Unused
b. After execution of the software SUBD1, the minuend is destroyed because the result is placed in R1 and R2. If the minuend is necessary after software SUBD1 execution, save it on memory.
3. Data memory

The software SUBD1 does not use the data memory.
4. Example of use

Set a minuend and a subtrahend in the registers and call the software SUBD1 as a subroutine.

| WORK1 | .RES. W | 2 |  | Reserves a data memory area in which the user program places an 8-digit BCD minuend. |
| :---: | :---: | :---: | :---: | :---: |
| WORK2 | .RES. W | 2 | $\ldots . .$ | Reserves a data memory area in which the user program places an 8-digit BCD subtrahend. |
| WORK3 | .RES. W | 2 |  | Reserves a data memory area in which the user program places the result of subtraction (an 8-digit BCD number). |
|  | MOV. W MOV. | @WORK1, R0 @WORK1+2, R1 \} |  | Places in the input argument (R0, R1) the 8 -digit BCD minuend set by the user program. |
|  | MOV. W MOV. W | @WORK2, R2 <br> @WORK2+2, R3 |  | Places in the input argument (R2, R3) the 8 -digit BCD subtrahend set by the user program. |
|  | JSR | @SUBD1 |  | Calls the software SUBD1 as a subroutine. |
|  | BCS | OVER |  | Branches to the borrow processing routine if a borrow has occurred in the result of subtraction. |
|  | MOV. W MOV. | $\left.\begin{array}{l} \text { R0, @WORK3 } \\ \text { R1, @WORK3+2 } \end{array}\right\}$ |  | Places the result (set in the output argument) in the data memory of the user program. |
| OVER | Borrow | processing routine. |  |  |
|  |  |  |  |  |

## 5. Operation

a. Subtraction of 2 bytes or more of BCD numbers can be done by performing a series of 1byte subtractions with decimal correction.
b. A 1-byte subtract instruction (SUB.B), which does not involve the state of the C flag, is used to add the most significant byte given in equation 1. If a borrow occurs after execution of equation 1, the C flag is set. Then a decimal correct instruction (DAS) is used to perform decimal correction.

R1L - R3L $\rightarrow$ R1L $\ldots$. equation 1
Decimal correction of R1L $\rightarrow$ R1L
c. A 1-byte subtract instruction (SUBX.B), which involves the state of the C flag, and a decimal-correct instruction (DAS) are executed three times to add the upper bytes given in equation 2.
$\mathrm{R} 1 \mathrm{H}-\mathrm{R} 3 \mathrm{H}-\mathrm{C} \rightarrow \mathrm{R} 1 \mathrm{H}$ Decimal correction of R1H $\rightarrow \mathrm{R} 1 \mathrm{H}$
R0H - R2L $-\mathrm{C} \rightarrow$ R0L Decimal correction of R0L $\rightarrow$ R0L
equation 2
$\mathrm{R} 0 \mathrm{H}-\mathrm{R} 2 \mathrm{H}-\mathrm{C} \rightarrow \mathrm{R} 0 \mathrm{H}$ Decimal correction of $\mathrm{R} 0 \mathrm{H} \rightarrow \mathrm{R} 0 \mathrm{H}$
The C flag indicates a borrow that may occur in the result of subtraction of the least significant byte, the upper bytes of the lower word, and the lower bytes of the upper word that was executed in step b..

### 7.8.6 Flowchart



### 7.8.7 Program List

## *** H8/300 ASSEMBLER

VER 1.0B
08/18/92 10:01:03 PROGRAM NAME $=$

```
1
2
3
4
5
6
7
8
9
10
1 1
12
13
14
15
16
17
18 SUBD1_co C 0000
19
20
SUBD1_co C 00000000
SUBD1_co C 0000 18B9
SUBD1_co C 0002 1F09
SUBD1_co C 0004 1E31
SUBD1_co C 0006 1F01
SUBD1_co C 0008 1EA8
SUBD1_co C 000A 1F08
SUBD1_co C 000C 1E20
SUBD1_co C 000E 1F00
SUBD1_co C 0010 5470
31
32
*****TOTAL ERRORS 0 *****TOTAL WARNINGS 0
```


### 7.9 Multiplication of 4-Digit BCD Numbers

MCU: H8/300 Series
H8/300L Series
Label name: MULD

### 7.9.1 Function

1. The software MULD multiplies a 4-digit binary-coded decimal (BCD) number by another 4digit BCD number and places the result (an 8 -digit BCD number) in a general-purpose register.
2. The arguments used with the software MULD are unsigned integers.
3. All data is manipulated in general-purpose registers.

### 7.9.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| nnput | Multiplicand | R 1 | 2 |
|  | Multiplier | R 0 | 2 |
|  | Result of multiplication | $\mathrm{R} 2, \mathrm{R} 3$ | 4 |

7.9.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5H | R5L | R6H | R6L | R7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\times$ | $\cdot$ | $\hat{f}$ | $\hat{y}$ | $\cdot$ | $\cdot$ | $\times$ | $\times$ | $\times$ | $\cdot$ |
| I | U | H | U | N | Z | V | C |  |  |
| $\cdot$ | $\cdot$ | $\times$ | $\cdot$ | $\times$ | $\times$ |  | $\times$ | $\times$ |  |

$\times$ : Unchanged

- : Indeterminate

今 : Result

| Program memory (bytes) |
| :---: |
| 62 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 1192 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.9.5 Notes

The clock cycle count (1192) in the specifications is for multiplication of 9999 by 9999.

### 7.9.6 Description

1. Details of functions
a. The following arguments are used with the software MULD:

R0: Contains a 4-digit BCD multiplier ( 16 bits long) as an input argument.
R1: Contains a 4-digit BCD multiplicand (16 bits long) as an input argument.
R2: Contains the upper 4 digits of the result (an 8 -digit BCD, 32 bits long) as an output argument.
R3: Contains the lower 4 digits of the result (an 8-digit $\mathrm{BCD}, 32$ bits long) as an output argument.
b. Figure 7.27 shows an example of the software MULD being executed. When the input arguments are set as shown in (1), the result of multiplication is places in R2 and R3 as shown in (2).
(1) Input arguments


Figure 7.27 Example of Software MULD Execution
c. Table 7.3 lists the result of multiplication with 0's placed in input arguments.

Table 7.3 Result of Multiplication with 0's Placed in Input Arguments
Input arguments

Output arguments

| Multiplicand | Multiplier | Product |
| :--- | :--- | :--- |
| $H^{\prime * * * *}$ | H$^{\prime} 0000$ | H'0000 $^{\prime}$ |
| H$^{\prime} 0000$ | $H^{\prime * * * *}$ | H'0000 $^{\prime}$ |
| H$^{\prime} 0000$ | H $^{\prime} 0000$ | H'0000 $^{\prime}$ |

Note: $\mathrm{H}^{\prime * * * *}$ is a hexadecimal number.
2. Notes on usage
a. When upper bits are not used (see figure 7.28), set 0's in them; otherwise, no correct result can be obtained because multiplication is done on the numbers including indeterminate data placed in the upper bytes.


Figure 7.28 Example of Multiplication with Upper Bits Unused
b. After execution of the software MULD, the multiplier is destroyed. If the multiplier is necessary after software MULD execution, save it on memory.
3. Data memory

The software MULD does not use the data memory.
4. Example of use

Set a multiplicand and a multiplier in the registers and call the software MULD as a subroutine.

5. Operation
a. Multiplication of decimal numbers can be can be done by performing a series of additions and shifts. Figure 7.29 shows an example of multiplication ( $568 \times 1234$ ).


Figure 7.29 Example of Multiplication ( $\mathbf{5 6 7 8} \times \mathbf{1 2 3 4}$ )
Figure 7.29 indicates that a product is obtained by performing a series of shifting the result of multiplication and adding the multiplicand.
First, 4 bits ( 1 digit of the BCD ) are taken out of the most significant byte of the multiplier and the multiplicand is added by that value. The result is shifted 4 bits ( 1 digit of the BCD). Next, 4 bits are taken out of the upper byte of the multiplier and the multiplicand is added by that value. The result is added to the previously obtained result. By performing this series of operations as many times as the number of digits of the BCD (that is, four times) the final result of multiplication can be obtained.
b. The program runs in the following steps:
(i) $\mathrm{H}^{\prime} 04$ is placed in the H 6 H counter that indicates the number of digits of data.
(ii) The result of multiplication ( R 2 and R 3 ) is cleared.
(iii) R 2 and R 3 are shifted 4 bits ( 1 digit of the BCD) to the left.
(iv) The multiplier is loaded in units of 4 bits ( 1 digit of the $B C D$ ) to R5, starting at its upper bytes. Branches to step (vi) if R5L is 0 .
(v) Decimal addition of the multiplicand to R 2 and R 3 is performed by the value of R5L.
(vi) R6H is decremented.
(vii) Steps (iii) to (vi) are repeated until R6H reaches 0 .

### 7.9.7 Flowchart




| PROGRAM NAME $=$ |  |  |  |
| :---: | :---: | :---: | :---: |
| 1 |  |  |  |
| 2 |  |  |  |
| 3 |  |  |  |
| 4 |  |  |  |
| 5 |  |  |  |
| 6 |  |  |  |
| 7 |  |  |  |
| 8 |  |  |  |
| 9 |  |  |  |
| 10 |  |  |  |
| 11 |  |  |  |
| 12 |  |  |  |
| 13 |  |  |  |
| 14 |  |  |  |
| 15 |  |  |  |
| 16 | MULD_cod | C 0000 |  |
| 17 |  |  |  |
| 18 |  |  |  |
| 19 | MULD_cod | C | 00000000 |
| 20 | MULD_cod | C 0000 | F604 |
| 21 | MULD_cod | C 0002 | 79020000 |
| 22 MULD_cod C 0006 0D23 |  |  |  |
| 23 MULD_cod C 0008 |  |  |  |
| 24 MULD_cod C 0008 FE04 |  |  |  |
| 25 MULD_cod C 000A FD00 |  |  |  |
| 26 MULD_cod C 000C |  |  |  |
| 27 MULD_cod C 000C 1008 |  |  |  |
| 28 MULD_cod C 000E 1200 |  |  |  |
| 29 MULD_cod C 0010 120D |  |  |  |
| 30 MULD_cod C 0012 100B |  |  |  |
| 31 MULD_cod C 00141203 |  |  |  |
| 32 MULD_cod C 0016 120A |  |  |  |
| 33 MULD_cod C 00181202 |  |  |  |
| 34 MULD_cod C 001A 1A0E |  |  |  |
| 35 MULD_cod C 001C 46EE |  |  |  |
| 36 MULD_cod C 001E AD00 |  |  |  |
| 37 MULD_cod C 00204714 |  |  |  |
| 38 MULD_cod C 0022 |  |  |  |
| 39 MULD_cod C 0022 089B |  |  |  |
| 40 MULD_cod C 0024 OFOB |  |  |  |
| 41 MULD_cod C 0026 0E13 |  |  |  |
| 42 MULD_cod C 00280 F 03 |  |  |  |
| 43 MULD_cod C 002A 9A00 |  |  |  |
| 44 MULD_cod C 002C 0F0A |  |  |  |
| 45 MULD_cod C 002E 9200 |  |  |  |
| 46 MULD_cod C 0030 0F02 |  |  |  |
| 47 MULD_cod C 0032 1A0D |  |  |  |
| 48 MULD_cod C 0034 46EC |  |  |  |
| 49 MULD_cod C 0036 |  |  |  |
| 50 MULD_cod C 0036 1A06 |  |  |  |
| 51 MULD_cod C 003846 CE |  |  |  |
| 52 |  |  |  |
| 53 MULD_cod C 003A 5470 |  |  |  |
| 54 |  |  |  |
| *****TOTAL ERRORS |  |  | 0 |
| *** | **TOTAL Wh | ARNINGS | 0 |

VER 1.0B ** 08/18/92 10:01:29

7.10 Division of 8-Digit BCD Numbers

MCU: H8/300 Series
H8/300L Series
Label name: DIVD

### 7.10.1 Function

1. The software DIVD divides an 8 -digit binary-coded decimal (BCD) number by another 8 -digit BCD number and places the result (an 8-digit BCD number) in a general-purpose register.
2. The arguments used with the software DIVD are unsigned integers.
3. All data is manipulated in general-purpose registers.

### 7.10.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Dividend | $\mathrm{R} 0, \mathrm{R} 1$ | 4 |
|  | Divisor | $\mathrm{R} 2, \mathrm{R} 3$ | 4 |
|  | Result of division (quotient) | $\mathrm{R} 0, \mathrm{R} 1$ | 4 |
|  | Result of division (remainder) | $\mathrm{R} 4, \mathrm{R} 5$ | 4 |
|  | Error | $\mathrm{Z} \mathrm{flag} \mathrm{(CCR)}$ | 1 |

### 7.10.3 Internal Register and Flag Changes

| RO | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{1}{*}$ | $\dagger$ | - | - | $\uparrow$ | $\hat{*}$ | $\times$ | - |
| 1 | U | H | U | N | Z | V | C |
| - | - | $\times$ | - | $\times$ | $\uparrow$ | $\times$ | $\times$ |

$\times$ : Unchanged

- : Indeterminate

千 : Result

### 7.10.4 Specifications

| Program memory (bytes) |
| :---: |
| 84 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 1162 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.10.5 Notes

The clock cycle count (1162) in the specifications is for division of 99999999 by 9999.

### 7.10.6 Description

1. Details of functions
a. The following arguments are used with the software DIVD:

R0: Contains the upper 4 digits of an 8-digit BCD dividend ( 32 bits long). After execution of the software DIVD, the upper 4 digits of the result of division (quotient) are placed in this register.
R1: Contains the lower 4 bits of the 8 -digit BCD dividend (32 bits long). After execution of the software DIVD, the lower 4 digits of the result of division (quotient) are placed in this register.
R2: Contains the upper 4 digits of an 8 -digit BCD divisor as an input argument.
R3: Contains the lower 4 digits of the 8-digit BCD divisor as an input argument.
R4: The upper 4 digits of an 8-digit BCD remainder are placed in this register as an output argument.

R5: The lower 4 digits of the 8-digit BCD remainder are placed in this register as an output argument.
Z flag (CCR): Determines the presence or absence of an error (division by 0 ) with the software DIVD as an output argument.
$Z$ flag $=1$ : The divisor was 0 , indicating an error.
Z flag $=0$ : The divisor was not 0 .
b. Figure 7.30 shows an example of the software DIVD being executed. When the input arguments are set as shown in (1), the result of division is placed in the registers as shown in (2).

|  |  | (2) Output arguments |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R0 | R1 | R4 | R5 |
|  |  | 00 00 | 00 04 | 07 , 40 | $63: 00$ |
|  |  | Quotient (D'00000004) |  | Remainder (D'07406300) |  |
| R2 | R3 | R0 | R1 |  |  |
| $12 \times 34$ | 56, 78 | 56:78 | 90, 12 |  |  |
| Divisor (D'12345678) |  | Dividend (D'56789012) |  |  |  |
| (1) Input arguments |  |  |  |  |  |

Figure 7.30 Example of Software DIVD Execution
c. Table 7.4 lists the result of division with 0's placed in input arguments.

Table 7.4 Result of Division with 0's Placed in Input Arguments Input arguments

## Output arguments

| Dividend (R0, R1) | Divisor (R2, R3) | Quotient (R0, R1) | Remainder (R4, R5) | Error (Z) |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{H}^{\prime * * * * * * * * *}$ | $\mathrm{H}^{\prime} 00000000$ | $\mathrm{H}^{\prime * * * * * * * *}$ | H $^{\prime} 00000000$ | 1 |
| $\mathrm{H}^{\prime} 00000000$ | $\mathrm{H}^{\prime}{ }^{\prime * * * * * * *}$ | $\mathrm{H}^{\prime} 000000000$ | $\mathrm{H}^{\prime} 000000000$ | 0 |
| H $^{\prime} 00000000$ | $\mathrm{H}^{\prime} 00000000$ | $\mathrm{H}^{\prime} 00000000$ | H $^{\prime} 00000000$ | 1 |

Note: $H^{1 * * * *}$ is a hexadecimal number.
2. Notes on usage
a. When upper bits are not used (see figure 7.31), set 0's in them; otherwise, no correct result can be obtained because division is done on the numbers including indeterminate data placed in the upper bits.


Figure 7.31 Example of Division with Upper Bits Unused
b. After execution of the software DIVD, the dividend is destroyed because the quotient is placed in R0 and R1. If the dividend is necessary after software DIVD execution, save it on memory.
3. Data memory

The software DIVD does not use the data memory.
4. Example of use

Set a dividend and a divisor in the registers and call the software DIVD as a subroutine.

| WORK1 | .RES. W | 2 | ......... | Reserves a data memory area in which the user program places an 8-digit BCD dividend. |
| :---: | :---: | :---: | :---: | :---: |
| WORK2 | .RES. W | 2 |  | Reserves a data memory area in which the user program places an 8-digit BCD divisor. |
| WORK3 | .RES. W | 2 |  | Reserves a data memory area in which the user program places an 8-digit BCD quotient. |
| WORK4 | .RES. W | 2 |  | Reserves a data memory area in which the user program places an 8-digit BCD remainder. |
|  | MOV. W MOV. W | @WORK1, R0 <br> @WORK1+2, R1 |  | Places in the input argument (R0 and R1) the 8-digit BCD dividend set by the user program. |
|  | MOV. W MOV. W | @WORK2, R2 <br> @WORK2+2, R3 |  | Places in the input argument (R2 and R3) the 8-digit BCD divisor set by the user program. |
|  | JSR | @DIVD | $\qquad$ | Calls the software DIVD as a subroutine. |
|  | BEQ | ERROR |  | Branches to the error (division by 0 ) processing routine if an error (division by <br> 0 ) has occurred as a result of division. |
|  | MOV. W MOV. W MOV. W MOV. W | R0, @WORK3 <br> R1, @WORK3+2 <br> R4, @WORK4 <br> R5, @WORK4+2 |  | Places the result (set in the output argument) in the data memory of the user program. |
| ERROR | Division-by-0 | processing routine |  |  |

5. Operation
a. Division of decimal numbers can be done by performing a series of subtractions.

Figure 7.32 shows an example of division (64733088 $\div 5$ ).


Figure 7.32 Example of Division (64733088 $\div$ 5)
b. The program runs in the following steps:
(i) The dividend is shifted 4 bits ( 1 digit of the BCD ) to the left to place the upper 4 bits of the dividend in the lower 4 bits of the result of division (remainder).
(ii) The divisor is subtracted from the dividend. Subtractions are repeated until the result becomes negative. The number of subtractions thus done is placed in the lower 4 bits (the least significant digit) of the dividend. $((2) \rightarrow(3) \rightarrow(1)$ in figure 7.32) When the result has become negative, the divisor is added to the result (remainder) to return to the value before subtractions. ((4) in figure 7.32)
(iii) The steps (i) to (ii) are repeated as many times as 8 digits.

### 7.10.7 Flowchart





53 DIVD_cod C 003A 08BD 54 DIVD_cod C 003C 0FOD 55 DIVD_cod C 003E 0E35 56 DIVD_cod C 0040 0F05 57 DIVD_cod C 0042 OEAC 58 DIVD_cod C 0044 OFOC 59 DIVD_cod C 0046 OE24 60 DIVD_cod C 0048 0F04 61 DIVD_cod C 004A 1A09 62 DIVD_cod C 004C 1A0E DIVD_cod C 004E 46C0


### 7.11 Addition of Multiple-Precision BCD Numbers

MCU: H8/300 Series
H8/300L Series
Label name: ADDD2

### 7.11.1 Function

1. The software ADDD2 adds a multiple-precision binary-coded decimal (BCD) number to another multiple-precision BCD number and places the result in the data memory where the augend was placed.
2. The arguments used with the software ADDD2 are unsigned integers, each being up to 255 bytes long.

### 7.11.2 Arguments

| Description |  |  | Memory area |
| :--- | :--- | :--- | :--- |
| Input | Augend and addend byte count | ROL | Data length (bytes) |
|  | Start address of augend | R 3 | 2 |
|  | Start address of addend | R 4 | 2 |
| Output | Start address of the result of addition | R 3 | 2 |
|  | Error | Z flag (CCR) | 1 |
|  | Carry | C flag (CCR) | 1 |

### 7.11.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ | $\uparrow$ | $\times$ | $\times$ | - | - |
| 1 | U | H | U | N | Z | V | C |
| $\cdot$ | - | $\times$ | - | $\times$ | ث | $\times$ | $\uparrow$ |

$\times$ : Unchanged

- : Indeterminate

千 : Result

| Program memory (bytes) |
| :---: |
| 44 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 7680 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.11.5 Notes

The clock cycle count (7680) in the specifications is for addition of 255 bytes to 255 bytes.

### 7.11.6 Description

1. Details of functions
a. The following arguments are used with the software ADDD2:

R0L: Contains, as an input argument, the byte count of an augend and an addend in 2digit hexadecimals.
R3: Contains the start address of the augend in the data memory area. The start address of the result of addition is placed in this register after execution of the software ADDD2.
R4: Contains, as an input argument, the start address of the addend in the data memory area.

Z flag (CCR): Indicates an error in data length as an output argument.
Z flag $=0$ : The data byte count $(\mathrm{R} 0 \mathrm{~L})$ was not 0 .
Z flag $=1$ : The data byte count (R0L) was 0 (indicating an error).
C flag (CCR): Determines the presence or absence of a carry, as an output argument, after execution of the software ADDD2.
C flag $=0$ : No carry occurred in the result of addition.
C flag = 1: A carry occurred in the result of addition (see figure 7.28).
b. Figure 7.33 shows an example of the software ADDD2 being executed. When the input arguments are set as shown in 1., the result of addition is placed in the data memory area as shown in 2 ..


Figure 7.33 Example of Software ADDD2 Execution

Figure 7.34 shows an example of addition with a carry that occurred in the result.


Figure 7.34 Example of Addition with a Carry
2. Notes on usage
a. When upper bits are not used (see figure 7.35), set 0's in them. The software ADDD2 performs byte-based addition; if 0's are not set in the upper bits unused, no correct result can be obtained because the addition is done on the numbers including indeterminate data.


## Figure 7.35 Example of Addition with Upper Bits Unused

b. After execution of the software ADDD2, the augend is destroyed because the result is placed in the data memory area where the augend was set. If the augend is necessary after software ADDD2 execution, save it on memory.
3. Data memory

The software ADDD2 does not use the data memory.
4. Example of use

This is an example of adding 8 bytes of data. Set the start addresses of a byte count, an augend, and an addend in the registers and call the software ADDD2 as a subroutine.

5. Operation
a. Addition of multiple-precision BCD numbers can be done by performing a series of 1-byte add instructions (ADDX.B) with decimal-correct instructions (DAA) as the augend and addend data are placed in registers, 2 digits in 1 byte.
b. The address of the least significant byte of the data memory area for the augend is placed in R3, and the address of the least significant byte of the data memory area for the addend in R4.
c. R1L that is used for saving the C flag is cleared. .
d. The augend and addend are loaded in R2L and R2H respectively, byte by byte, starting at their least significant byte and then equation 1 is executed:
where the C flag indicates a carry that may occur in the result of addition of the lower bytes.
$\left.\begin{array}{rl}\mathrm{R} 2 \mathrm{~L} \text { (augend) }+\mathrm{R} 2 \mathrm{H} \text { (addend) }+\mathrm{C} & \rightarrow \mathrm{R} 2 \mathrm{~L} \\ \text { Decimal correction of } \mathrm{R} 2 \mathrm{~L} & \rightarrow \mathrm{R} 2 \mathrm{~L} \\ \mathrm{R} 2 \mathrm{~L} & \rightarrow @ \mathrm{R} 3\end{array}\right\} \ldots \ldots \ldots$ equation 1
e. The result of (d) is placed in the data memory area for the augend.
f. R3, R4, and R0L are decremented each time the process d. to e. terminates. This processing is repeated until R0L reaches 0 .

### 7.11.7 Flowchart



(Adds the augend, addend and carry and places the result (decimally corrected) in the data memory area where the augend was placed.
......... Repeats this process as many times as the byte count of the addition data.
......... (Sets bit 0 of R1L in the $C$ flag.
$\cdots \cdots . .$. ( Clears the Z flag to 0.

Note: ADDD2 is the same as ADD2, SUB2, and SUBD2 except for the step surrounded by dotted lines.

### 7.11.8 Program List

## *** H8/300 ASSEMBLER

VER 1.0B ** 08/18/92 10:02:42
PROGRAM NAME $=$

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18 ADDD2_CO C 0000
19
20
1 ADDD2_CO C 00000000
ADDD2_Co C 0000 F000
ADDD2_co C 0002 0C81
ADDD2_Co C 00044724
ADDD2_Co C 0006 0D35
ADDD2_co C 0008
ADDD2_co C 0008 1B00
ADDD2_co C 000A 0905
ADDD2_co C 000C 0904
ADDD2_co C 000E F900
ADDD2_co C 0010
ADDD2_Co C 0010 685A
ADDD2_co C 00126842
ADDD2_co C 00147709
ADDD2_co C 0016 0E2A
ADDD2_co C 0018 0F0A
ADDD2_co C 001A 6709
ADDD2_co C 001C 68DA
ADDD2_co C 001E 1B05
ADDD2_co C 0020 1B04
ADDD2_co C 0022 1A01
ADDD2_Co C 0024 46EA 43

4 ADDD2_co C 00267709
ADDD2_co C 0028 06FB
ADDD2_co C 002A
ADDD2_co C 002A 5470
48
49
*****TOTAL ERRORS 0
*****TOTAL WARNINGS


### 7.12 Subtraction of Multiple-Precision BCD Numbers

MCU: H8/300 Series
H8/300L Series
Label name: SUBD2

### 7.12.1 Function

1. The software SUBD2 subtracts a multiple-precision binary-coded decimal (BCD) number from another multiple-precision BCD number and places the result in the data memory where the minuend was set.
2. The arguments used with the software SUBD2 are unsigned integers, each being up to 255 bytes long.

### 7.12.2 Arguments

| Description |  |  | Memory area |
| :--- | :--- | :--- | :--- |
| Input | Minuend and subtrahend byte count | ROL | Data length (bytes) |
|  | Start address of minuend | R3 | 2 |
|  | Start address of subtrahend | R4 | 2 |
| Output | Start address of result | R3 | 2 |
|  | Error | Z flag (CCR) | 1 |
|  | Borrow | C flag (CCR) | 1 |

### 7.12.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ | $\uparrow$ | $\times$ | $\times$ | - | - |
| 1 | U | H | U | N | Z | V | C |
| - | - | $\times$ | - | $\times$ | $\uparrow$ | $\times$ | $\hat{*}$ |
| $$ |  |  |  |  |  |  |  |

### 7.12.4 Specifications

| Program memory (bytes) |
| :---: |
| 44 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 7680 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.12.5 Notes

The clock cycle count (7680) in the specifications is for subtraction of 255 bytes from 255 bytes.

### 7.12.6 Description

1. Details of functions
a. The following arguments are used with the software SUBD2:

R0L: Contains, as an input argument, the byte count of a minuend and the byte count of a subtrahend in 2-digit hexadecimals.
R3: Contains, as an input argument, the start address of the data memory area where the minuend is placed. After execution of the software SUBD2, the start address of the result is placed in this register.
R4: Contains, as an input argument, the start address of the data memory area where the subtrahend is placed.
Z flag (CCR): Indicates an error in data length as an output argument.

Z flag $=0$ : The data byte count $(\mathrm{R} 0 \mathrm{~L})$ was not 0 .
Z flag $=1$ : The data byte count $(\mathrm{R} 0 \mathrm{~L})$ was 0 , indicating an error.
C flag (CCR): Determines the presence or absence of a borrow after software SUBD2 execution as an output argument.
C flag $=0$ : No borrow occurred in the result.
C flag = 1: A borrow occurred in the result. (See figure 7.36)
b. Figure 7.36 shows an example of the software SUBD2 being executed. When the input arguments are set as shown in (1), the result of subtraction is placed in the data memory area as shown in (2).


Figure 7.36 Example of Software SUBD2 Execution
Figure 7.37 shows an example of subtraction with a borrow that has occurred in the result.


Figure 7.37 Example of Subtraction with a Borrow
2. Notes on usage
a. When upper bits are not used (see figure 7.38), set 0's in them. The software SUBD2 performs byte-based subtraction; if 0's are not set in the upper bits unused, no correct result can be obtained because the subtraction is done on the numbers including indeterminate data.


## Figure 7.38 Example of Subtraction with Upper Bits Unused

b. After execution of the software SUBD2, the minuend is destroyed because the result is placed in the data memory area where the minuend was set. If the minuend is necessary after software SUBD2 execution, save it on memory.
3. Data memory

The software SUBD2 does not use the data memory.
4. Example of use

This is an example of subtracting 8 bytes of data. Set the start addresses of a byte count, a minuend and a subtrahend in the registers and call the software SUBD2 as a subroutine.


## 5. Operation

a. Subtraction of multiple-precision binary numbers can be done by repeating a 1-byte subtract instruction (SUBX.B) and a decimal-correct instruction (DAA) as the minuend and subtrahend data are placed in registers, 2 digits in 1 byte..
b. The least significant byte of the data memory area for the minuend is placed in R3, and the least significant byte of the data memory area for the subtrahend in R4.
c. R1L that is used for saving the C flag is cleared.
d. The minuend and subtrahend are loaded in R 2 L and R 2 H respectively, byte by byte, starting at their least significant byte and equation 1 is executed:

R2L (minuend) - R2H (subtrahend) - C $\rightarrow$ R2L
Decimal correction of R2L $\rightarrow$ R2L

$$
\mathrm{R} 2 \mathrm{~L} \rightarrow \text { @R3 }
$$

equation 1
where the C flag indicates a borrow that may occur in the result of subtraction of the lower bytes.
e. The result of $d$. is placed in the data memory area for the minuend.
f. R3, R4, and R0L are decremented each time the process d. to e. terminates. This processing is repeated until R 0 L reaches 0 .

### 7.12.7 Flowchart





### 7.13 Addition of Signed 32-Bit Binary Numbers

MCU: H8/300 Series|
H8/300L Series
Label name: SADD

### 7.13.1 Function

1. The software SADD adds a signed 32 -bit binary number to another signed 32 -bit binary number and places the result in a general-purpose register.
2. The arguments used with the software SADD are signed integers.
3. All data is manipulated on general-purpose registers.

### 7.13.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Augend | $\mathrm{R} 0, \mathrm{R} 1$ | 4 |
|  | Addend | $\mathrm{R} 2, \mathrm{R} 3$ | 4 |
|  | Result of addition | $\mathrm{R} 0, \mathrm{R} 1$ | 4 |
|  | Carry | V flag (CCR) | 1 |

### 7.13.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\dagger$ | - | - | - | - | $\times$ | - |
| 1 | U | H | U | N | Z | V | C |
| $\cdot$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\hat{*}$ | $\times$ |

$\times$ : Unchanged

- : Indeterminate
f : Result


### 7.13.4 Specifications

| Program memory (bytes) |
| :---: |
| 20 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 44 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.13.5 Description

1. Details of functions
a. The following arguments are used with the software SADD:
(i) Input arguments:

R0, R1: Contain a signed 32-bit binary augend.
R2, R3: Contain a signed 32-bit binary addend.
(ii) Output arguments

R0, R1: Contain the result of addition (a signed 32-bit binary number)
V flag (CCR): Determines the presence or absence of a carry as a result of addition.
V flag $=1$ : A carry occurred in the result.
V flag $=0$ : No carry occurred in the result.
b. Figure 7.39 shows an example of the software SADD being executed. When the input arguments are set as shown in 1., the result of addition is placed in R0 and R1 as shown in 2..


Figure 7.39 Example of Software SADD Execution
2. Notes on usage
a. After execution of the software SADD, the augend is destroyed because the result is placed in R0 and R1. If the augend is necessary after software SADD execution, save it on memory.
3. Data memory

The software SADD does not use the data memory.
4. Example of use

Set an augend and an addend in the input arguments and call the software SADD as a subroutine.

5. Operation
a. Addition of signed 32-bit binary numbers is done by using add instructions (ADD.W and ADDX.B).
b. The addition steps are as follows:
(i) An augend is placed in R 0 and R 1 and an addend in R 2 and R 3 .
(ii) The user bits (bits 6 and 4) and the overflow flag (bit 2) are cleared.
(iii) If the augend is negative, sign bit " 1 " is placed in the user bit (bit 6) of the CCR. If the addend is negative, sign bit " 1 " is placed in the user bit (bit 4) of the CCR.
(iv) The augend is added to the addend as follows:

$$
\left.\begin{array}{l}
\mathrm{R} 1+\mathrm{R} 3 \rightarrow \mathrm{R} 1 \\
\mathrm{R} 0 \mathrm{~L}+\mathrm{R} 2 \mathrm{~L}+\mathrm{C} \rightarrow \mathrm{R} 0 \mathrm{~L} \\
\mathrm{R} 0 \mathrm{H}+\mathrm{R} 2 \mathrm{H}+\mathrm{C} \rightarrow \mathrm{R} 0 \mathrm{H}
\end{array}\right\} \quad \cdots \cdots \cdots \cdot \text { equation } 1
$$

(v) Whether to continue processing or clear the V flag is determined depending on the state of the sign bit (CCR user bit):

| <Sign bit> <br> Bit 6 of CCR (Augend) Bit 4 of CCR (Addend) |  |  |
| :--- | :--- | :--- |
| 0 | 0 | $\rightarrow$ Continues processing. |
| 0 | 1 |  |
| 1 | 0 | $\rightarrow$ Clears the V flag. |
| 1 | 1 | $\rightarrow$ Continues processing. |




### 7.13.7 Program List



### 7.14 Multiplication of Signed 16-Bit Binary Numbers

MCU: H8/300 Series
H8/300L Series
Label name: SMUL

### 7.14.1 Function

1. The software SMUL multiplies a signed 16 -bit binary number to another signed 162 -bit binary number and places the result in a general-purpose register.
2. The arguments used with the software SMUL are signed integers.
3. All data is manipulated on general-purpose registers.

### 7.14.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Multiplicand | R 1 | 2 |
|  | Multiplier | R 0 | 2 |
|  | Result of multiplication | $\mathrm{R} 1, \mathrm{R} 2$ | 4 |

### 7.14.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6H | R6L | R7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\times$ | $f$ | $\boldsymbol{f}$ | $\times$ | $\times$ | $\cdot$ | $\cdot$ | $\times$ | $\cdot$ |
| I | U | H | U | N | Z | V | C |  |
| $\cdot$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |  |

$\times$ : Unchanged

- : Indeterminate
$\dagger$ : Result
7.14.4 Specifications

| Program memory (bytes) |
| :---: |
| 52 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 132 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.14.5 Notes

The clock cycle count (132) in the specifications is a maximum cycle count.

### 7.14.6 Description

1. Details of functions
a. The following arguments are used with the software SMUL:
(i) Input arguments:

R0: Contains a signed 16-bit binary multiplier.
R1: Contains a signed 162-bit binary multiplicand.
(ii) Output arguments

R1, R2: Contain the result of multiplication (a signed 16-bit binary number)
b. Figure 7.40 shows an example of the software SMUL being executed. When the input arguments are set as shown in (1), the result of multiplication is placed in R1 and R2 as shown in (2).


Figure 7.40 Example of Software SMUL Execution
2. Notes on usage
a. When upper bits are not used (see figure 7.41), set 0's in them; otherwise, no correct result can be obtained because multiplication is done on the numbers including indeterminate data placed in the upper bits. (The upper bits referred to here do not include sign bits.)


Figure 7.41 Example of Multiplication with Upper Bits Unused
b. After execution of the software SMUL, the multiplicand is destroyed because the upper 2 bytes of the result are placed in R1. If the multiplicand is necessary after software SMUL execution, save it on memory.
3. Data memory

The software SMUL does not use the data memory.
4. Example of use

Set a multiplicand and a multiplier in the input arguments and call the software SMUL as a subroutine.

| WORK1 | RES. W | 2 | ......... | Reserves a data memory area in which the user program places a signed 16-bit binary multiplicand. |
| :---: | :---: | :---: | :---: | :---: |
| WORK2 | RES. W | 2 | ........ | Reserves a data memory area in which the user program places a 16-bit binary multiplier. |
| WORK3 | RES. W | 2 |  | Reserves a data memory area for storage of the result of multiplication. |
|  | MOV. W | @WORK1, R1 |  | Places in R1 the 16-bit binary multiplicand set by the user program. |
|  | MOV. W | @WORK2, R0 |  | Places in R0 the 16-bit binary multiplier set by the user program. |
|  | JSR | @SMUL |  | Calls the software SMUL as a subroutine. |
|  | MOV. W MOV. W | R1, @WORK3 <br> R2, @WORK3+2 |  | Places the result (set in the output argument) in the data memory area of the user program. |

5. Operation
a. Subtraction of signed 16-bit binary numbers is done in one of the following manners depending on the signs of the multiplicand and multiplier:

| (Multiplicand) | (Multiplier) |  | (Process) |
| :--- | :--- | :--- | :--- |
| $(+)$ | $(+)$ | $\rightarrow$ | Multiplied directly. |
| $(+)$ | $(-)$ | $\rightarrow$ | Multiplied with the sign of the multiplier inverted. |
| $(-)$ | $(+)$ | $\rightarrow$ | Multiplied with the sign of the multiplicand inverted. |
| $(-)$ | $(-)$ | $\rightarrow$ | Multiplied with the signs of both multiplicand and multiplie |

b. The multiplication steps are as follows:
(i) A multiplicand is placed in R1 and a multiplier in R0.
(ii) The user bit (CCR) is cleared.
(iii) If the multiplicand is negative, its sign is inverted. If the multiplier is negative, its sign bit is inverted. Bits 6 and 4 of the CCR (user bits) are used as the sign bits of the multiplicand and multiplier, respectively. If the multiplicand or multiplier is negative, " 1 " is set in the corresponding user bit.
(iv) Multiplication is done with the software MUL.
(v) The CCR is transferred to R6L.
(vi) The result is modified or unmodified depending on the signs of the multiplicand and multiplier, as follows:
(Multiplicand) (Multiplier)
( + )
( + )
$\left.\begin{array}{l}(+) \\ (-)\end{array}\right\} \rightarrow$ The result is unmodified.
(-)
( - )
$\left.\begin{array}{l}(+) \\ (-)\end{array}\right\} \rightarrow$ The result has its sign inverted.


*** H8/300 ASSEMBLER PROGRAM NAME $=$

VER 1.0B ** 08/18/92 10:16:51

| 1 |  |  |
| :---: | :---: | :---: |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 10 |  |  |
| 11 |  |  |
| 12 |  |  |
| 13 |  |  |
| 14 |  |  |
| 15 | SMUL_cod C 0000 |  |
| 16 |  |  |
| 17 |  |  |
| 18 | SmUL_cod C | 00000000 |
| 19 | SMUL_cod C 0000 | 06AD |
| 20 | SMUL_cod C 0002 | 7771 |
| 21 | SMUL_cod C 0004 | 4408 |
| 22 | SMUL_cod C 0006 | 0440 |
| 23 | SMUL_cod C 0008 | 1701 |
| 24 | SMUL_cod C 000A | 1709 |
| 25 | SMUL_cod C 000C | 0B01 |
| 26 | SMUL_cod C 000E |  |
| 27 | SMUL_cod C 000E | 7770 |
| 28 | SMUL_cod C 0010 | 4408 |
| 29 | SMUL_cod C 0012 | 0410 |
| 30 | SMUL_cod C 0014 | 1700 |
| 31 | SMUL_cod C 0016 | 1708 |
| 32 | SMUL_cod C 0018 | OBOO |
| 33 | SMUL_cod C 001A |  |
| 34 | SMUL_cod C 001A | 0C9A |
| 35 | SMUL_cod C 001C | 0C1C |
| 36 | SMUL_cod C 001E | 0C9B |
| 37 | SMUL_cod C 0020 | 0C19 |
| 38 | SMUL_cod C 0022 | 5082 |
| 39 | SMUL_cod C 0024 | 5084 |
| 40 | SMUL_cod C 0026 | 5003 |
| 41 | SMUL_cod C 0028 | 5001 |
| 42 | SMUL_cod C 002A | 08C2 |
| 43 | SMUL_cod C 002C | 9400 |
| 44 | SMUL_cod C 002E | 0839 |
| 45 | SMUL_cod C 0030 | 9100 |
| 46 | SMUL_cod C 0032 | 08B2 |
| 47 | SMUL_cod C 0034 | 0E49 |
| 48 | SMUL_cod C 0036 | 9100 |
| 49 |  |  |
| 50 | SMUL_cod C 0038 | 020E |
| 51 | SMUL_cod C 003A | 776 E |
| 52 | SMUL_cod C 003C | 754E |
| 53 | SMUL_cod C 003E | 4410 |
| 54 | SMUL_cod C 0040 | 1701 |
| 55 | SMUL_cod C 0042 | 1709 |
| 56 | SMUL_cod C 0044 | 1702 |
| 57 | SMUL_cod C 0046 | 170A |
| 58 | SMUL_cod C 0048 | 8A01 |
| 59 | SMUL_cod C 004A | 9200 |
| 60 | SMUL_cod C 004C | 9900 |
| 61 | SMUL_cod C 004E | 9100 |
| 62 | SMUL_cod C 0050 |  |
| 63 | SMUL_cod C 0050 | 5470 |
| 64 |  |  |
| 65 |  |  |
| ** | **TOTAL ERRORS | 0 |
|  | **TOTAL WARNINGS | 0 |


|  |  |  |  |
| :---: | :---: | :---: | :---: |
| ; ${ }^{*}$ |  |  |  |
| ;* | $00-$ NAME | ME :SIGNED | 16 BIT BINARY MULTIPLICATION (SMUL) |
| ;* |  |  |  |
|  |  |  |  |
| ;* |  |  |  |
| ;* | ENRTRY | :R1 | (MULTIPLICAND) |
| ;* |  | R0 | (MULTIPLIER) |
| ;* |  |  |  |
| ;* | RETURNS | :R1 | (UPPER WORD OF RESULT) |
| ;* |  | R2 | (LOWER WORD OF RESULT) |
| ;* |  |  |  |
|  |  |  |  |
| ; |  |  |  |
|  | . SECTION | SMUL_code, CODE, ALIGN=2 |  |
|  | . EXPORT | SMUL |  |
| ; |  |  |  |
| SMUL | . EQU | \$ | ; Entry point |
|  | ANDC.B | \# ' ${ }^{\text {A }}$, CCR | ; Clear user bits |
|  | BLD | \#7,R1H | ;Load sign bit of multiplicand |
|  | BCC | LBL1 | ; Branch if $\mathrm{C}=0$ |
|  | ORC. ${ }^{\text {B }}$ | \#H'40, CCR | ; Bit set user bit (bit 6 of CCR) |
|  | NOT | R1H | ;2's complement multiplicand |
|  | NOT | R1L |  |
|  | ADDS.W | \#1, R1 |  |
| LBL1 |  |  |  |
|  | BLD | \#7, ROH | ; Load sign bit of multiplier |
|  | BCC | LBL2 | ; Branch if $\mathrm{C}=0$ |
|  | ORC. B | \#H'10, CCR | ; Bit set user bit (bit 4 of CCR) |
|  | NOT | R0H | ;2's complement multiplier |
|  | NOT | ROL |  |
|  | ADDS.W | \#1, R0 |  |
| LBL2 |  |  |  |
|  | MOV. ${ }^{\text {B }}$ | R1L, R2L | ; |
|  | MOV. ${ }^{\text {B }}$ | R1H, R4L | ; |
|  | MOV. ${ }^{\text {B }}$ | R1L, R3L | ; |
|  | MOV. ${ }^{\text {B }}$ | R1H, R1L | ; |
|  | mulxu | R0L, R2 | ;ROL * R2L -> R2 |
|  | MULXU | R0L, R4 | ;ROL * R4L -> R4 |
|  | MULXU | R0H, R3 | ; ROH * R3L -> R3 |
|  | mulxu | R0H, R1 | ;R0H * R1L -> R1 |
|  | ADD. B | R4L, R2H | ; $2 \mathrm{H}+\mathrm{R} 4 \mathrm{~L}$-> R2H |
|  | ADDX.B | \#H'00,R4H | ; $\mathrm{R} 4 \mathrm{H}+$ \# H '00 + C -R 4 H |
|  | ADD. ${ }^{\text {B }}$ | R3H,R1L | ;R1L + R3L -> R1L |
|  | ADDX.B | \#H'00,R1H | ; R1H + \#H'00 + C -> R1H |
|  | ADD. B | R3L, R2H | ; $22 \mathrm{H}+\mathrm{R} 3 \mathrm{~L} \quad \rightarrow \mathrm{R} 2 \mathrm{H}$ |
|  | ADDX.B | R4H, R1L | ; R1L + R4H + C -> R1L |
|  | ADDX.B | \#H'00, R1H | ; R1H + \#H'00 + C $\rightarrow$ R1H |
| ; ${ }^{\text {a }}$ |  |  |  |
|  | STC | CCR, R6L | ; CCR -> R6L |
|  | BLD | \#6, R6L | ;Load sign bit of multiplicand |
|  | BXOR | \#4, R6L | ; Bit exclusive OR sign bits |
|  | BCC | LBL3 | ; Branch if $\mathrm{C}=0$ |
|  | NOT | R1H | ;2's complement sign bits |
|  | NOT | R1L | ; |
|  | NOT | R2H | ; |
|  | NOT | R2L | ; |
|  | ADD. B | \#1,R2L | ; |
|  | ADDX.B | \#H'00, R2H | ; |
|  | ADDX.B | \#H'00,R1L | ; |
|  | ADDX.B | \#H'00,R1H | , |
| LBL3 |  |  |  |
|  | RTS |  |  |
| ; |  |  |  |
|  | .END |  |  |

## About Short Floating-Point Numbers

## Formats of Short Floating-Point Numbers

1. Internal representation of short floating-point numbers

For purposes of this Application Note, the following formats of representation apply to short floating-point numbers ( $\mathrm{R}=$ real number):
a. Internal representation for $\mathrm{R}=0$

| 31 | 30 | 29 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 |  | 2 | 1 | 0 |

All of the 32 bits are 0's.
b. Normalized format

| 31 | 23 |  | 22 |
| :--- | :--- | :--- | :--- |
| S | $\alpha 0$ | $\beta$ | 0 |

$\alpha$ is an exponent whose field is 8 bits long. $\beta$ is a mantissa whose field is 32 bits long. The value of $R$ can be represented by the following equation (on conditions that $1 \leq \alpha \leq 254$ :
$\mathrm{R}=2^{\mathrm{S}} \times 2^{\alpha-127} \times\left(1+2^{-1} \times \beta_{22}+2^{-2} \times \beta_{21}+\cdots \cdots+2^{-23} \times \beta_{0}\right)$
where $\beta \mathrm{i}$ is the value of the i -th bit $(0 \leq \mathrm{i} \leq 22)$ and S is a sign bit.
c. Denormalized format

| 31 | 32 |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| S | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | $\beta$ | 0 |

where $\alpha$ is a mantissa whose field is 23 bits long. This format is used to represent a real number too small to be represented in the normal format. In this format, R can be represented by the following equation:
$R=2^{\mathrm{S}} \times 2^{\alpha-126} \times\left(2^{-1} \times \beta_{22}+2^{-2} \times \beta_{21}+\cdots \cdots+2^{-23} \times \beta_{0}\right)$
d. Infinity

| 32 | 22 |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| S | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | $\beta$ | 0 |

where $\beta$ is a mantissa whose field is 32 bits long. In this Application Note, however, the following rules apply if all exponents are 1's;
Positive infinity when $\mathrm{S}=0$

$$
\mathrm{R}=+\infty
$$

Negative infinity when $S=1$

$$
R=-\infty
$$

2. Example of internal representation
If $\mathrm{S}=\mathrm{B}^{\prime} 0$
(binary)
$\alpha=\mathrm{B}^{\prime} 1000001$
(binary)
$\beta=B^{\prime} 1011100 \cdots \cdots 0$ (binary)

Then the corresponding real number is as follow:

$$
\begin{aligned}
\mathrm{R} & =2^{0} \times 2^{131-127} \times\left(1+2^{-1}+2^{-2}+2^{-3}+\cdots \cdots+2^{-5}\right) \\
& =16+8+2+1+0.5=27.5
\end{aligned}
$$

a. Maximum and minimum values

Up to the following absolute maximum value ( Rmax ) and minimum value ( Rmin ) can be represented;

$$
\begin{aligned}
\mathrm{R}_{\mathrm{MAX}} & =2^{254-127} \times\left(1+2^{-1}+2^{-3}+2^{-4} \cdots \cdots+2^{-5}\right) \\
& =3.37 \times 1038 \\
\mathrm{R}_{\text {MIN }} & =2^{-128} \times 2^{-23}=2^{-140} \fallingdotseq 1.40 \times 10^{-45}
\end{aligned}
$$

### 7.15 Change of a Short Floating-Point Number to a Signed 32-Bit Binary Number

MCU: H8/300 Series
H8/300L Series
Label name: FKTR

### 7.15.1 Function

1. The software FKTR changes a short floating-point number (placed in a general-purpose register) to a signed 32-bit binary number.
2. " 0 "is output when the short floating-point number is " 0 ".
3. When the short floating-point number is not less than $\left|2^{31}\right|$, a maximum value ( $2^{31}-1$ or $\left.-2^{31}\right)$ with the same sign as that number is output. When the short floating-point number is not more than $|1|$, " 0 " is output.

### 7.15.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Short floating-point number | R0, R1 | 4 |
| Output | Signed 32-bit binary number | R2, R3 | 4 |

### 7.15.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\times$ | $\times$ | $\perp$ | $\uparrow$ | $\cdot$ | $\times$ | $\cdot$ | $\cdot$ |
| I | U | H | U | N | Z | V | C |
| $\cdot$ | $\cdot$ | $\times$ | $\cdot$ | $\times$ | $\times$ | $\times$ | $\times$ |

$\times$ : Unchanged

- : Indeterminate
$\downarrow$ : Result
7.15.4 Specifications

| Program memory (bytes) |
| :---: |
| 100 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 108 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.15.5 Notes

The clock cycle count (108) in the specifications is for the example shown in figure 7.42
For the format of floating-point numbers, see "About Short Floating-point Numbers <Reference>."

### 7.15.6 Description

1. Details of functions
a. The following arguments are used with the software FKTR:
(i) Input arguments:

R0: Contains the upper 2 bytes of a short floating-point number.
R1: Contains the lower 2 bytes of the short floating-point number.
(ii) Output arguments

R2: Contains the upper 2 bytes of a signed 32 -bit binary number.

R3: Contains the lower 2 bytes of the signed 32-bit binary number.
b. Figure 7.42 shows an example of the software FKTR being executed. When the input arguments are set as shown in (1), the result of change is placed in R2 and R3 as shown in (2).


Figure 7.42 Example of Software FKTR Execution
2. Notes on usage
a. When the short floating-point number is " 0 " or not more than $|1|, " 0$ " is output.
b. When the short floating-point number is not less than $\left|2^{31}\right|$, a maximum value with the same sign (H'7FFFFFFF or H'80000000) is output.
c. After execution of the software FKTR, the input arguments placed in R0 and R1 are destroyed. If the input arguments are necessary after software FKTR execution, save them on memory.
3. Data memory

The software FKTR does not use the data memory.
4. Example of use

Set a short floating-point number in the general-purpose register and call the software FKTR as a subroutine.

| WORK1 | DATA. W | 2, 0 | Reserves a data memory area in which the user program places a short floating-point number. |
| :---: | :---: | :---: | :---: |
| WORK2 | DATA. W | 2, 0 | Reserves a data memory area in which the user program places a signed 32 -bit binary number. |
|  | MOV. B MOV. W | @WORK1, R0 @WORK1+2, R1 | Places in R0 and R1 the short floating- point number set by the user program. |
|  | JSR | @FKTR | Calls the software FKTR as a subroutine. |
|  | MOV. W MOV. W | R2, @WORK2 <br> R3, @WORK2+2 | Places in R2 and R3 the signed 32-bit binary number set in the output argument. |

## 5. Operation

a. The software FKTR takes the following steps to change the short floating-point number to a signed 32 -bit binary number:
b. First, the input argument is checked.
(i) If the input argument is " 0 ", then " 0 "is output.
(ii) If the exponent part is smaller than " $\mathrm{H}^{\prime} 7 \mathrm{~F}$ ", then " 0 "is output.
(iii) If the exponent part is not less than " $\mathrm{H}^{\prime} 9 \mathrm{E}$ ", a maximum value with the same sign is output.
c. Next, if the input argument is not " 0 " and its absolute value is not less than " 1 " (the exponent part= $\mathrm{H}^{\prime} 7 \mathrm{~F}$ ) and smaller than $2^{31}$ (the exponent part $=\mathrm{H}^{\prime} 9 \mathrm{E}$ ), the following operations are performed;
(i) The implicit MSB is set.
(ii) The mantissa part (24 bits long) in which the implicit MSB is contained is shifted 1 bit to the left.
(iii) R3 and R2 are rotated 1 bit to the left.
(iv) Steps (ii) and (iii) are repeated as many times as " $\mathrm{R} 0 \mathrm{H}+1$ ".
(v) A negative number is obtained by two's complement when the sign bit is negative.

### 7.15.7 Flowchart




....... . Branches if the sign bit is " 0 " (a positive number).

Takes on two's complement of the 32-bit binary number (placed in R2 and R3) to obtain a negative number.

| PROGRAM NAME $=$ |  |  |  |
| :---: | :---: | :---: | :---: |
| 1 |  |  |  |
| 2 |  |  |  |
| 3 |  |  |  |
| 4 |  |  |  |
| 5 |  |  |  |
| 6 |  |  |  |
| 7 |  |  |  |
| 8 |  |  |  |
| 9 |  |  |  |
| 10 |  |  |  |
| 11 |  |  |  |
| 12 |  |  |  |
| 13 |  |  |  |
| 14 |  |  |  |
| 15 |  |  |  |
| 16 FKTR_cod C 0000 |  |  |  |
| 17 |  |  |  |
| 18 |  |  |  |
| 19 | FKTR_cod | C | 00000000 |
| 20 | FKTR_cod | C 0000 | 79020000 |
| 21 | 1 FKTR_cod | C 0004 | 0D23 |
| 22 |  |  |  |
| 23 FKTR_cod C 0006 OD00 |  |  |  |
| 24 FKTR_cod C 00084604 |  |  |  |
| 25 FKTR_cod C 000A 0D11 |  |  |  |
| 26 FKTR_cod C 000C 4754 |  |  |  |
| 27 FKTR_cod C 000E |  |  |  |
| 28 FKTR_cod C 000E 7770 |  |  |  |
| 29 FKTR_cod C 0010 670D |  |  |  |
| 30 FKTR_cod C 00127778 |  |  |  |
| 31 FKTR_cod C 00141200 |  |  |  |
| 32 FKTR_cod C 0016 F57F |  |  |  |
| 33 FKTR_cod C 00181850 |  |  |  |
| 34 FKTR_cod C 001A 4546 |  |  |  |
| 35 FKTR_cod C 001C A01F |  |  |  |
| 36 FKTR_cod C 001E 4518 |  |  |  |
| 37 FKTR_cod C 0020 770D |  |  |  |
| 38 FKTR_cod C 0022 450A |  |  |  |
| 39 FKTR_cod C 0024 79027FFF |  |  |  |
| 40 FKTR_cod C 0028 7903FFFF |  |  |  |
| 41 FKTR_cod C 002C 4034 |  |  |  |
| 42 FKTR_cod C 002E |  |  |  |
| 43 FKTR_cod C 002E 79028000 |  |  |  |
| 44 FKTR_cod C 003279030000 |  |  |  |
| 45 FKTR_cod C 0036 402A |  |  |  |
| 46 |  |  |  |
| 47 FKTR_cod C 0038 |  |  |  |
| 48 FKTR_cod C 00387078 |  |  |  |
| 49 FKTR_cod C 003A 8001 |  |  |  |
| 50 FKTR_cod C 003C |  |  |  |
| 51 FKTR_cod C 003C 1009 |  |  |  |
| 52 FKTR_cod C 003E 1201 |  |  |  |
| 53 FKTR_cod C 00401208 |  |  |  |
| 54 |  |  |  |
| 55 FKTR_cod C 0042 120B |  |  |  |
| 56 FKTR_cod C 00441203 |  |  |  |
| 57 FKTR_cod C 0046 120A |  |  |  |
| 58 FKTR cod C 00481202 |  |  |  |
| 59 FKTR_cod C 004A 1A00 |  |  |  |
| 60 FKTR_cod C 004C 46EE |  |  |  |
| 61 |  |  |  |
| 62 FKTR_cod C 004E 770D |  |  |  |
| 63 FKTR_cod C 00504410 |  |  |  |
|  |  |  |  |

VER 1.0B ** 08/18/92 10:17:31


65 FKTR_cod C 0054 170A
66 FKTR_cod C 00561703
67 FKTR_cod C 0058 170B
68 FKTR_cod C 005A 8B01
69 FKTR_cod C 005C 9300
70 FKTR_cod C 005E 9A00
71 FKTR_cod C 00609200
72 FKTR_cod C 0062
73 FKTR_cod C 00625470
74
75
****TOTAL ERRORS *****TOTAL WARNINGS 0

NOT R2L NOT R3H NOT R3L

ADD.B \#H'01,R3L
ADDX.B \#H'00, R3H
ADDX.B \#H'00,R2L
ADDX.B \#H'00,R2H
LBL5
RTS
. END

### 7.16 Change of a Signed 32-Bit Binary Number to a Short Floating-Point Number

MCU: H8/300 Series
H8/300L Series
Label name: KFTR

### 7.16.1 Function

1. The software KFTR changes a signed 32-bit binary number (placed in a general-purpose register) to a short floating-point number.

### 7.16.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Signed 32-bit binary number | R0, R1 | 4 |
| Output | Short floating-point y number | R0, R1 | 4 |

7.16.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\boldsymbol{\perp}$ | $\mathcal{A}$ | $\cdot$ | $\cdot$ | $\times$ | $\times$ | $\cdot$ | $\cdot$ |
| $\mathbf{l}$ | U | H | U | N | Z | V | C |
| $\cdot$ | $\cdot$ | $\times$ | $\cdot$ | $\times$ | $\times$ | $\times$ | $\times$ |

$\times$ : Unchanged

- : Indeterminate

ث : Result

| Program memory (bytes) |
| :---: |
| 98 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 346 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.16.5 Notes

The clock cycle count (346) in the specifications is for the example shown in figure 7.43.
For the format of floating-point numbers, see "About Short Floating-point Numbers <Reference>."

### 7.16.6 Description

1. Details of functions
a. The following arguments are used with the software KFTR:
(i) Input arguments:

R0: Contains the upper 2 bytes of a signed 32-bit binary number.
R1: Contains the lower 2 bytes of the signed 32-bit binary number.
(ii) Output arguments

R2: Contains the upper 2 bytes of a short floating-point number.
R3: Contains the lower 2 bytes of the short floating-point number.
b. Figure 7.43 shows an example of the software KFTR being executed. When the input arguments are set as shown in (1), the result of change is placed in R0 and R1 as shown in (2).


Figure 7.43 Example of Software KFTR Execution
2. Notes on usage
a. After execution of the software KFTR, the signed 32-bit binary number is destroyed because the result of change is placed in R0 and R1. If the signed 32-bit binary number is necessary after software KFTR execution, save it on memory.
3. Data memory

The software KFTR does not use the data memory.
4. Example of use

Set a signed 32-bit binary number in the general-purpose register and call the software KFTR as a subroutine.

| WORK1 | . DATA. W | 2, 0 | Reserves a data memory area in which the user program places a signed 32-bit binary number. |
| :---: | :---: | :---: | :---: |
| WORK2 | . DATA. W | 2, 0 | Reserves a data memory area in which the user program places a short floating-point number. |
|  | MOV. W MOV. W | @WORK1, R0 <br> @WORK1+2, R1 | Places in R0 and R1 the signed 32-bit binary number set by the user program. |
|  | JSR | @KFTR | Calls the software KFTR as a subroutine. |
|  | MOV. W MOV. W | R0, @WORK2 <br> R1, @WORK2+2 | Places in R0 and R1 the short floatingpoint number set in the output argument. |

5. Operation
a. The software KFTR first checks whether the signed 32-bit binary number is positive or negative; if it is negative, the software takes two's complement of the number. Next, the software performs either of the following operations depending on whether the upper 8 bits are "H'00" or not;
(i) When the upper 8 bits are not " $\mathrm{H}^{\prime} \mathrm{O} 0$ ", the exponent part is calculated and shifted to the right to obtain a 24 -bit binary number.
(ii) When the upper 8 bits are " $\mathrm{H}^{\prime} 00$ ', the exponent part is calculated and shifted to the left to place " 1 " inn the MSB of the lower 24 bits.
Finally, "H'7F" is added to the exponent part to obtain floating-point form.

### 7.16.7 Flowchart





### 7.16.8 Program List



66 KFTR_cod C 00501301
67 KFTR_cod C 00521309
68 KFTR_cod C 0054
69 KFTR_cod C 0054 847F
70 KFTR_cod C 00561104
71 KFTR_cod C 00586778
72 KFTR_cod C 005A 0C40
73 KFTR_cod C 005C 770D
74 KFTR_cod C 005E 6770
75 KFTR_cod C 0060
76 KFTR_cod C 00605470
77
78

ROTXR.B R1H
ROTXR.B R1L
LBL 6

| ADD.B | \#H'7F,R4H | ;Biased exponent |
| :--- | :--- | :--- |
| SHLR.B R4H | ; Change floating point format |  |

BST \#7,ROL
MOV.B R4H, R0H
BLD \#0,R5L
BST \#7,R0H
LBL 7
RTS
;
. END
*****TOTAL ERRORS 0
*****TOTAL WARNINGS 0

### 7.17 Addition of Short Floating-Point Numbers

MCU: H8/300 Series
H8/300L Series
Label name: FADD

### 7.17.1 Function

1. The software FADD adds short floating-point numbers placed in four general-purpose registers and places the result of addition in two of the four general-purpose registers.
2. All arguments used with the software FADD are represented in short floating-point form.

### 7.17.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| nput | Augend | $\mathrm{R} 0, \mathrm{R} 1$ | 4 |
|  | Addend | $\mathrm{R} 2, \mathrm{R} 3$ | 4 |
|  | Result of addition | $\mathrm{R} 0, \mathrm{R} 1$ | 4 |

### 7.17.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\boldsymbol{f}$ | $\boldsymbol{A}$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\cdot$ |
| I | U | H | U | N | Z | V | C |
| $\cdot$ | $\cdot$ | $\times$ | $\cdot$ | $\times$ | $\times$ | $\times$ | $\times$ |

$\times$ : Unchanged

- : Indeterminate

千 : Result

### 7.17.4 Specifications

| Program memory (bytes) |
| :---: |
| 280 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 268 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.17.5 Notes

The clock cycle count (268) in the specifications is for the example shown in figure 7.44.
For the format of floating-point numbers, see "About Short Floating-point Numbers <Reference>."

### 7.17.6 Description

1. Details of functions
a. The following arguments are used with the software FADD:
(i) Input arguments:

R0: Contains the upper 2 bytes of a short floating-point augend.
R1: Contains the lower 2 bytes of the short floating-point augend.
R2: Contains the upper 2 bytes of a short floating-point addend.
R3: Contains the lower 2 bytes of the short floating-point addend.
(ii) Output arguments

R0: Contains the upper 2 bytes of the result.
R1: Contains the lower 2 bytes of the result.
b. Figure 7.44 shows an example of the software FADD being executed. When the input arguments are set as shown in (1), the result of addition is placed in R0 and R1 as shown in (2).

 (H'789B3DD2) Sign bit=0, exponent part=H'F1, mantissa part=H'1B3DD2

Figure 7.44 Example of Software FADD Execution
2. Notes on usage
a. The maximum and minimum values that can be handled by the software FADD are as follows:
$\left\{\begin{array}{l}\text { Positive maximum H'7F800000 } \\ \text { Positive minimum H'00000001 }\end{array}\right.$
$\left\{\begin{array}{l}\text { Negative maximum H'80000001 } \\ \text { Negative minimum H'FF800000 }\end{array}\right.$
b. All positive short floating-point numbers H'7F800000 to H'7FFFFFFF are treated as a maximum value (H'7F800000). All negative short floating-point numbers H'FF800000 to $H^{\prime}$ 'FFFFFFFF are treated as a minimum value (H'FF800000).
c. As a maximum value is treated as infinity $(\infty)$, the result of $\infty+100$ or $\infty-100$ becomes infinite. (See table 7.5.)

Table 7.5 Examples of Operation with Maximum Values Used as Arguments

| Augend | Addend | Result |
| :--- | :--- | :--- |
| 7F800000 to 7FFFFFFF | $* * * * * * *$ | 7F800000 |
| 7F800000 to FFFFFFFF | 7F800000 to 7FFFFFFF | 7F800000 |
| FF800000 to FFFFFFFF | $* * * * * * *$ | FF800000 |
| 7F800000 to 7FFFFFFFF | FF800000 to FFFFFFFFF | FF800000 |

Note: * represents a hexadecimal number.
d. $\mathrm{H}^{\prime} 80000000$ is treated as $\mathrm{H}^{\prime} 00000000$ (zero).
e. After execution of the software FADD, the augend and addend data are destroyed. If the input arguments are necessary after software FADD execution, save them on memory.
3. Data memory

The software FADD does not use the data memory.
4. Example of use

Set an augend and an addend in the general-purpose register and call the software FADD as a subroutine.

5. Operation

Addition of short floating-point numbers is done in the following steps:
a. The software checks whether the augend and addend are $+\AA$ Á or $-\AA$ Á .
(i) When the exponent part of the augend is H'FFF, either of the following values is output depending on the state of the sign bit:

| Sign bit | Output value |
| :--- | :--- |
| 0 (positive) | H'$^{\prime} 7 F 800000(+\infty)$ |
| 1 (negative) | H'FF800000 $^{\prime}(-\infty)$ |

(ii) The table shown in (a)-(i) also applies when the augend is neither $+\infty$ nor $-\infty$ and the exponent part of the addend is $\mathrm{H}^{\prime} \mathrm{FF}$.
b. The software checks whether the augend and addend are " 0 ".
(i) If either the augend or addend is " 0 ", the other number is output. (If both are " 0 ", "H'00000000" is output.)
c. The software attempts to match the exponent part of the augend with that of the addend.
(i) The smaller number of the exponent part is incremented and, at the same time, the mantissa part (including the implicit MSB) is shifted digit by digit to the right until the exponent part of the augend matches that of the addend. (In the case of the denormalized format, 1 is added to the exponent part aso that the implicit MSB of the mantissa part is treated as " 0 ".
d. The mantissa part of the augend is added to that of the addend.
e. The result of addition is represented in floating-point format.
(Example)
Augend
Sign bit=0, exponent part=H'F1, mantissa part=H'1ABCDE
(excluding the implicit MSB)
Addend
Sign bit=0, exponent part=H'F4, mantissa part=H'1B3DD2
(excluding the implicit MSB)










### 7.17.8 Program List



| 64 | FADD_cod C 004C | 777E | BLD | \#7, R6L |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 65 | FADD_cod C 004E | 746 E | BOR | \#6,R6L |  |
| 66 | FADD_cod C 0050 | 440 C | BCC | LBL8 | ; Branch if not summand=addend=0 |
| 67 | FADD_cod C 0052 | 0931 | ADD.w | R3, R1 | ; Set summand and addend to result |
| 68 | FADD_cod C 0054 | 0920 | ADD.w | R2, R0 |  |
| 69 | FADD_cod C 0056 | 770 E | BLD | \#0,R6L |  |
| 70 | FADD_cod C 0058 | 741 E | BOR | \#1, R6L |  |
| 71 | FADD_cod C 005A | 6770 | BST | \#7, R0H | ; Set sign bit |
| 72 | FADD_cod C 005C | 5470 | RTS |  |  |
| 73 |  |  | ; |  |  |
| 74 | FADD_cod C 005E |  | LBL8 |  |  |
| 75 | FADD_cod C 005E | 7778 | BLD | \#7,R0L |  |
| 76 | FADD_cod C 0060 | 1200 | ROTXL | ROH | ; Set exponent of summand to ROH |
| 77 |  |  | ; |  |  |
| 78 | FADD_cod C 0062 | 777A | BLD | \#7, R2L |  |
| 79 | FADD_cod C 0064 | 1202 | ROTXL | R2H | ; Set exponent of addend to ROL |
| 80 |  |  | ; |  |  |
| 81 | FADD_cod C 0066 | 7278 | BCLR | \#7,R0L |  |
| 82 | FADD_cod C 0068 | 0C00 | MOV.B | R0h, ROH |  |
| 83 | FADD_cod C 006A | 4704 | BEQ | LBL9 | ; Branch if summand is normalized |
| 84 | FADD_cod C 006C | 7078 | BSET | \#7,R0L | ; Set implicit MSB to summand |
| 85 | FADD_cod C 006E | 4002 | BRA | LBL10 | ; Branch always |
| 86 | FADD_cod C 0070 |  | LBL9 |  |  |
| 87 | FADD_cod C 0070 | 8001 | ADD. ${ }^{\text {B }}$ | \#H'01, R0H |  |
| 88 | FADD_cod C 0072 |  | LBL10 |  |  |
| 89 | FADD_cod C 0072 | 727A | BCLR | \#7,R2L |  |
| 90 | FADD_cod C 0074 | 0C22 | MOV.B | R2H, R2H |  |
| 91 | FADD_cod C 0076 | 4704 | BEQ | LBL11 | ; Branch if addend is normalized |
| 92 | FADD_cod C 0078 | 707A | BSET | \#7,R2L | ; Set implicit MSB to addend |
| 93 | FADD_cod C 007A | 4002 | BRA | LBL12 | ; Branch always |
| 94 | FADD_cod C 007c |  | LBL11 |  |  |
| 95 | FADD_cod C 007C | 8201 | ADD. ${ }^{\text {B }}$ | \# ${ }^{\prime}$-01, R2H |  |
| 96 |  |  | ; |  |  |
| 97 | FADD_cod C 007E |  | LBL12 |  |  |
| 98 | FADD_cod C 007E | 0C05 | MOV.B | R0H, R5H |  |
| 99 | FADD_cod C 0080 | OC2D | MOV.B | R2H, R5L |  |
| 100 | FADD_cod C 0082 | 1 CD 5 | CMP.B | R5L, R5H |  |
| 101 | FADD_cod C 0084 | 4738 | BEQ | LBL16 | ; Branch if R5H=R5L |
| 102 | FADD_cod C 0086 | 451A | BCS | LBL14 | ; Branch if R5H<R5L |
| 103 |  |  | ; |  |  |
| 104 | FADD_cod C 0088 | 18D5 | SUB. ${ }^{\text {B }}$ | R5L, R5H |  |
| 105 | FADD_cod C 008A | A518 | CMP.B | \#D'24,R5H | ; Set bit counter |
| 106 | FADD_cod C 008C | 4508 | BCS | LBL13 | ; Branch if R5H<D'24 |
| 107 | FADD_cod C 008E | 79020000 | MOV.w | \#H'0000,R2 | ;Clear addend |
| 108 | FADD_cod C 0092 | OD23 | MOV.W | R2,R3 |  |
| 109 | FADD_cod C 0094 | 4028 | BRA | LBL16 | ; Branch always |
| 110 | FADD_cod C 0096 |  | LBL13 |  |  |
| 111 | FADD_cod C 0096 | 110A | SHLR | R2L | ; Shift mantissa of addend 1 bit left |
| 112 | FADD_cod C 0098 | 1303 | ROTXR | R3H |  |
| 113 | FADD_cod C 009A | 130 B | ROTXR | R3L |  |
| 114 | FADD_cod C 009C | 1A05 | DEC.B | R5H | ; Decrement bit counter |
| 115 | FADD_cod C 009E | 46F6 | BNE | LBL13 | ; Branch $\mathrm{z}=0$ |
| 116 | FADD_cod C 00A0 | 401C | BRA | LBL16 | ; Branch always |
| 117 |  |  | ; |  |  |
| 118 | FADD_cod C 00A2 |  | LBL14 |  |  |
| 119 | FADD_cod C 00A2 | 185D | SUB. ${ }^{\text {B }}$ | R5H, R5L |  |
| 120 | FADD_cod C 00A4 | AD18 | CMP.B | \#D'24,R5L |  |
| 121 | FADD_cod C 00A6 | 450A | BCS | LBL15 | ; Branch if R5L<D'24 |
| 122 | FADD_cod C 00A8 | 0C20 | MOV.B | R2H, R0H |  |
| 123 | FADD_cod C 00AA | 79010000 | MOV.W | \#H'0000,R1 | ; Clear summand |
| 124 | FADD_cod C 00AE | 0C98 | MOV.B | R1L, R0L |  |
| 125 | FADD_cod C 00b0 | 400C | BRA | LBL16 | ; Branch always |
| 126 | FADD_cod C 00b2 |  | LBL15 |  |  |
| 127 | FADD_cod C 00b2 | 1108 | SHLR | ROL | ; Shift mantissa of summand 1 bit right |
| 128 | FADD_cod C 00B4 | 1301 | ROTXR | R1H |  |
| 129 | FADD_cod C 00b6 | 1309 | ROTXR | R1L |  |
| 130 | FADD_cod C 00b8 | 1 AOD | dec.b | R5L | ; Decrement bit counter |
| 131 | FADD_cod C 00BA | 46F6 | BNE | LBL15 | ; Branch if $\mathrm{Z}=0$ |
| 132 | FADD_cod C 00bC | 0C20 | MOV.B | R2H, R0H |  |
| 133 |  |  |  |  |  |

134 FADD_cod C OOBE
135 FADD_cod C 00BE 770E
136 FADD_cod C 00C0 751E
137 FADD_cod C 00C2 4516 138
139 FADD_cod C 00C4 0931
140 FADD_cod C 00C6 OEA8
141 FADD_cod C 00C8 442A
142 FADD_cod C OOCA 1308
143 FADD_cod C 00CC 1301
144 FADD_cod C OOCE 1309
145 FADD_cod C 00D0 8001
146 FADD_cod C 00D2 A0FF
147 FADD_cod C OOD4 4638
148 FADD_cod C 00D6 5A000000
149
150 FADD_cod C OODA
151 FADD_cod C 00DA 1931
152 FADD_Cod C 00DC 1EA8
153 FADD_Cod C OODE 4604
154 FADD_cod C OOE0 F000
155 FADD_cod C O0E2 5470
156 FADD_cod C 00E4
157 FADD_cod C 00E4 440E
158 FADD_cod C 00E6 710E
159 FADD_cod C 00E8 1708
160 FADD_cod C OOEA 1701
161 FADD_cod C 00EC 1709
162 FADD_cod C OOEE 8901
163 FADD_cod C 00F0 9100
164 FADD_cod C OOF2 9800
165
166 FADD_cod C 00F4
167 FADD_Cod C OOF4 1009
168 FADD_cod C 00F6 1201
169 FADD_cod C 00F8 1208
170 FADD_cod C 00FA 1A00
171 FADD_cod C 00FC 470 C
172 FADD_cod C 00FE 44F4
173 FADD_cod C 0100
174 FADD_cod C 0100 0A00
175 FADD_cod C 0102
176 FADD_cod C 01021308
177 FADD_cod C 01041301
178 FADD_cod C 01061309
179 FADD_cod C 01084004
180 FADD_cod C 010A
181 FADD_cod C 010A 45F4
182 FADD_Cod C 010C 40F4
183
184 FADD_cod C 010E
185 FADD_cod C 010E 1100
186 FADD_cod C 01106778
187 FADD_cod C 0112 770E
188 FADD_cod C 01146770
189 FADD_cod C 01165470
190
191
*****TOTAL ERRORS 0
*****TOTAL WARNINGS
LBL16

| BLD | \#0, R6L |
| :--- | :--- |
| BXOR | \#1,R6L |
| BCS | LBL17 |

;
ADD.W R3,R1 ;Addition mantissa
ADDX.B R2L,R0L
BCC LBL19
ROTXR ROI
ROTXR R1H
RotXR R1L
ADD.B \#H'01,R0H ; Increment exponent
CMP.B \#H'FF,ROH
BNE LBL23
JMP @LbL1 ; Jump
;
LBL1 7
SUB.W R3,R1
SUBX.B R2L,ROL
BNE LBL18
MOV.B \#H'00,ROH
RTS
LBL18
BCC LBL19 ;Branch if $\mathrm{C}=0$
BNOT \#0,R6L ;Bit not sign bit
NOT ROL ;2's complement mantissa
NOT R1H
Not R1L
ADD.B \#H'01,R1L
ADDX.B \#H'00,R1H
ADDX.B \#H'00,ROL
;
LBL19
SHLL R1L ; Shift mantissa 1 bit left
ROTXL R1H
ROTXL ROL
DEC.B ROH ; Decrement exponemt
BEQ LBL22 ;Branch if exponent $=0$
BCC LBL19 ;Branch if exponent>0
LBL20
INC. B ROH
LBL21
ROTXR ROL
RoTXR R1H
ROTXR R1L
BRA LBL23
LBL22
BCS LBL20
BRA LBL21
;
LBL23
;Chage floating point format

### 7.18 Multiplication of Short Floating-Point Numbers

MCU: H8/300 Series
H8/300L Series
Label name: FMUL

### 7.18 Function

1. The software FMUL performs multiplication of short floating-point numbers placed in four general-purpose registers and places the result of multiplication in two of the four generalpurpose registers.
2. All arguments used with the software FMUL are represented in short floating-point form.

### 7.18.1 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | Multiplicand | $\mathrm{R} 0, \mathrm{R} 1$ | 4 |
|  | Multiplier | $\mathrm{R} 2, \mathrm{R} 3$ | 4 |
|  |  | $\mathrm{R} 0, \mathrm{R} 1$ | 4 |
| Output | Result of multiplication |  |  |

### 7.18.2 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | $\uparrow$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | - |
| 1 | U | H | U | N | Z | v | C |
| - | - | $\times$ | - | $\times$ | $\times$ | $\times$ | $\times$ |
|  | ange |  |  |  |  |  |  |

### 7.18.3 Specifications

| Program memory (bytes) |
| :---: | :---: |
| 348 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 16 |
| Clock cycle count |
| 1078 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.18.4 Notes

The clock cycle count (16) in the specifications is for the example shown in figure 7.45.
For the format of floating-point numbers, see "About Short Floating-point Numbers <Reference>."

### 7.18.5 Description

1. Details of functions
a. The following arguments are used with the software FMUL:
(i) Input arguments:

R0: Contains the upper 2 bytes of a short floating-point multiplicand.
R1: Contains the lower 2 bytes of the short floating-point multiplicand.
R2: Contains the upper 2 bytes of a short floating-point multiplier.
R3: Contains the lower 2 bytes of the short floating-point multiplier.
(ii) Output arguments

R0: Contains the upper 2 bytes of the result.
R1: Contains the lower 2 bytes of the result.
b. Figure 7.45 shows an example of the software FMUL being executed. When the input arguments are set as shown in (a), the result of multiplication is placed in R0 and R1 as shown in (b).


## Figure 7.45 Example of Software FMUL Execution

2. Notes on usage
a. The maximum and minimum values that can be handled by the software FADD are as follows:
$\left\{\begin{array}{l}\text { Positive maximum H'7F800000 } \\ \text { Positive minimum H'} 00000001\end{array}\right.$
$\left\{\begin{array}{l}\text { Negative maximum H'800000001 } \\ \text { Negative minimum H'FF800000 }\end{array}\right.$
b. All positive short floating-point numbers H'7F800000 to H'7FFFFFFF are treated as a maximum value (H'7F800000). All negative short floating-point numbers H'FF800000 to H'FFFFFFFF are treated as a minimum value (H'FfF800000).
c. As a maximum value is treated as infinity $(\infty), \infty \times 100=\infty$ or $\infty \times(-100)=-\infty$. (See table 7.6)

Table 7.6 Examples of Operation with Maximum Values Used as Arguments

| Multiplicand | Multiplier | Result |
| :---: | :---: | :---: |
| >H'7F800000 | Positive number | H'7F800000 (+m) |
| $(+\infty)$ | Negative number | H'FF800000 (- ) |
| <H'FF800000 | Positive number | H'FF800000 (- ) |
| $(-\infty)$ | Negative number | H'7F800000 (+m) |
| Positive number | >H'7F800000 (+ ${ }^{\text {( }}$ | H'7F800000 (+ ) |
|  | <H'FF800000 (- ) | H'FF800000 (- ) |
| Negative number | >H'7F800000 (+ | H'FF800000 (- ) |
|  | <H'FF800000 (- ) | H'7F800000 (+ ) |

d. $\mathrm{H}^{\prime} 80000000$ is treated as $\mathrm{H}^{\prime} 00000000$ (zero).
e. After execution of the software FMUL, the multiplicand and multiplier data are destroyed. If the input arguments are necessary after software FMUL execution, save them on memory.
3. Data memory

The software FMUL does not use the data memory.
4. Example of use

Set a multiplicand and a multiplier in the general-purpose registers and call the software FMUL as a subroutine.


## 5. Operation

Multiplication of short floating-point numbers is done in the following steps:
a. The software checks whether the multiplicand and multiplier are " 0 ".
(i) If either the multiplicand or multiplier is " 0 ", $\mathrm{H}^{\prime} 00000000$ is output.
b. The software checks whether the multiplicand and multiplier are infinite.

If they are infinite, the values listed in table 7.6 are output.
c. Assume that the multiplicand is $\mathrm{R}_{1}$ (sign bit= $\mathrm{S}_{1}$, exponent part= $\alpha_{1}$, mantissa part $=\beta_{1}$ ) and the multiplier is $R_{2}$ (sign bit=S$S_{2}$, exponent part $=\alpha_{2}$, mantissa part= $\beta_{2}$ ). Then R1 and R2 are given by

$$
\begin{aligned}
& \text { R1 }=(-1)^{S 1} \times 2^{\alpha 1-127} \times \beta_{1} \\
& \text { R2 }=(-1)^{S 2} \times 2^{\alpha 2-127} \times \beta_{2}
\end{aligned}
$$

Multiplication of these two numbers is given by

$$
R 1 \times R 2=(-1)^{S 1+S 2} \times 2^{\alpha 1+\alpha 2-127-127} \times \beta_{1} \times \beta_{2}
$$

In the case of the floating-point format, the multiplication equation changes as follows, because $\mathrm{H}^{\prime} 7 \mathrm{~F}$ ( $\mathrm{D}^{\prime} 127$ ) is added to the result of multiplication of the exponent parts:

$$
\mathrm{R}_{1} \times \mathrm{R}_{2}=(-1)^{\mathrm{S} 1+S 2} \times 2^{\alpha 1+\alpha 2-127} \times \beta_{1} \times \beta_{2}
$$

Thus, the multiplication is performed in the steps below:
(i) The software checks the sign bits of $\mathrm{R} 1 \times \mathrm{R} 2$.
(ii) Addition is done on the exponent parts.

Both $\alpha_{1}$ and $\alpha_{2}$ involve addition of $\mathrm{H}^{\prime} 7 \mathrm{~F}\left(\mathrm{D}^{\prime} 127\right)$ according to the floating-point format. As H'7F ( $\mathrm{D}^{\prime} 127$ ) is also added to the result of multiplication, the operation goes as follows:

$$
\left(\alpha_{1}-H^{\prime} 7 \mathrm{~F}\right)+\left(\alpha_{2}-\mathrm{H}^{\prime} 7 \mathrm{~F}\right)+\mathrm{H}^{\prime} 7 \mathrm{~F}=\alpha_{1}+\alpha_{2}-\mathrm{H}^{\prime} 7 \mathrm{~F}
$$

(In the case of the denormalized format, 1 is added to the exponent part before multiplication is done.)
(iii) Multiplication is done on the mantissa parts.

This operation includes the value of the implicit MSB.
(In the case of the denormalized format, the implicit MSB of the mantissa part is treated as "0".)
(iv) The result of multiplication is represented in floating-point format.

### 7.18.6 Flowchart





LBL11

(C)


Adds the exponent part of the multiplicand to that of the multiplier, and subtracts H'7F from the result.
$\cdots \cdots \cdots$ ( Saves the sign bit and exponent part.

P Places the mantissa part of the ........ multiplicand in R4 and R5, and the MSB of the mantissa part of the multiplier in R2H.
......... $\begin{aligned} & \text { Calls the subroutine MULA } \\ & \text { as a subroutine. }\end{aligned}$
$\cdots \cdots . . .\left[\begin{array}{l}\text { Saves the result of } \\ (R 4: R 5) \times R 2 L \rightarrow(R 4: R 5)\end{array}\right.$
......... Places the upper second byte of the multiplier in R2H.
......... Calls the subroutine MULA as a subroutine.
......... Saves the result of (R4:R5) $\times$ R3H $\rightarrow$ (R4:R5)
Places the lower 1 byte of the multiplier in R2H.
......... Calls the subroutine MULA as a subroutine.
$\ldots \ldots . .\left(\begin{array}{l}\text { Places R4 and R5 in R2 and R3, } \\ \text { respectively. }\end{array}\right.$

.......... (Clears R1 to " 0 ".
......... (Returns the result of (B).
$\ldots \ldots .$. (Adds the result of $(\mathrm{C})$ to that of $(\mathrm{B})$.
$\cdots \cdots \cdots$ ( Returns the result of (A).
$\ldots \ldots .$. (Adds the result of (D) and that of (A).






### 7.18.7 Program List

*** H8/300 ASSEMBLER PROGRAM NAME $=$

1
2
3
4
5
6
7
8
9
10
11
12
13

```
VER 1.0B ** 08/18/92 10:22:23
```




135 FMUL_cod C 00BC 6D76
136 FMUL_cod C 00BE 6D74
137 FMUL_cod C 00C0 0B04
138 FMUL_cod C 00C2 OD4 4
139
140 FMUL_cod C 00C4 474A
141 FMUL_cod C 00 C 6 4B48
142 FMUL_cod C 00C8
143 FMUL_cod C 00C8 1B04
144 FMUL_cod C 00CA 0D4 4
145 FMUL_cod C 00CC 4714
146 FMUL_cod C 00CE 100B
147 FMUL_cod C OODO 1203
148 FMUL_cod C OOD2 120A
149 FMUL_cod C OOD4 1202
150 FMUL_cod C OOD6 1209
151 FMUL_cod C 00D8 1201
152 FMUL_cod C OODA 44EC
153 FMUL_cod C 00DC 1301
154 FMUL_cod C OODE 1309
155 FMUL_cod C OOEO 1302
156 FMUL_cod C 00E2
157 FMUL_cod C OOE2 OB04
158
159 FMUL_cod C 00E4 790500FF
160 FMUL_cod C 00E8 1D45
161 FMUL_cod C OOEA 4418
162 FMUL_cod C OOEC 770E
163 FMUL_cod C OOEE 450A
164 FMUL_cod C 00F0 79007F80
165 FMUL_cod C 00F4 79010000
166 FMUL_cod C 00F8 5470 167
68 FMUL_cod C 00FA
69 FMUL_cod C 00FA 7900FF80
170 FMUL_cod C OOFE 79010000
71 FMUL_cod C 01025470
172
173 FMUL_cod C 0104
174 FMUL_cod C 0104 0D11
175 FMUL_cod C 01064628
176 FMUL_cod C 0108 0C22
177 FMUL_cod C 010A 4624
178 FMUL_cod C 010C 0D10
179 FMUL_cod C 010E 5470
180
181 FMUL_cod C 0110
182 FMUL_cod C 011079050001
183 FMUL_cod C 0114 F618
184 FMUL_cod C 0116
185 FMUL_cod C 01161101
186 FMUL_cod C 01181309
187 FMUL_cod C 011A 1302
188 FMUL_cod C 011C 0B04
189 FMUL_cod C 011E 1A06
190 FMUL_cod C 01204706
191 FMUL_cod C 0122 1D54
192 FMUL_cod C 0124 47DE
193 FMUL_cod C 0126 40EE
194 FMUL_cod C 0128
195 FMUL_cod C 012879000000
196 FMUL_cod C 012C 0D01
197 FMUL_cod C 012E 5470
198
199 FMUL_cod C 0130
200 FMUL_cod C 0130 0C18
201 FMUL_cod C 0132 0C91
202 FMUL_cod C 0134 0C29

| POP | R6 | ; Pop R6 |
| :---: | :---: | :---: |
| POP | R4 | ;Pop R4 |
| ADDS.W | \#1, R4 |  |
| MOV.w | R4, R4 |  |
| ; |  |  |
| BEQ | LBL16 | ; Branch if R4=0 |
| BMI | LBL16 | ; Branch if R4<0 |
| LBL12 |  |  |
| SUBS.W | \#1, R4 |  |
| MOV.w | R4, R4 |  |
| BEQ | LBL13 | ; Branch if R4=0 |
| SHLL | R3L | ;Shift mantissa 1 bit left |
| ROTXL | R3H |  |
| ROTXL | R2L |  |
| ROTXL | R2H |  |
| ROTXL | R1L |  |
| ROTXL | R1H |  |
| BCC | LBL12 | ; Branch if $\mathrm{C}=0$ |
| ROTXR | R1H | ; Rotate mantissa 1 bit right |
| ROTXR | R1L |  |
| ROTXR | R2H |  |
| LBL13 |  |  |
| ADDS.W | \#1, R4 |  |
| ; |  |  |
| MOV.W | \#H'00FF, R5 | ; |
| CMP.W | R4, R5 |  |
| BCC | LBL15 | ; Branch if R5>R4 |
| BLD | \#0,R6L | ; Load sign bit |
| BCS | LBL14 | ; Branch if $\mathrm{C}=1$ |
| MOV.w | \#H'7F80,R0 | ; Set H'7F800000 to result |
| MOV.w | \#H'0000,R1 |  |
| RTS |  |  |
| ; |  |  |
| LBL14 |  |  |
| MOV.w | \#H'FF80,R0 | ; Set H'FF800000 to product |
| MOV.W | \#H'0000,R1 |  |
| RTS |  |  |
| ; |  |  |
| LBL15 |  |  |
| MOV.W | R1, R1 |  |
| BNE | LBL19 | ; Branch if not R1=0 |
| MOV.B | R2H, R2H |  |
| BNE | LBL19 | ; Branch if not $\mathrm{R} 2 \mathrm{H}=0$ |
| Mov.w | R1, R0 |  |
| RTS |  |  |
| ; |  |  |
| LBL16 |  |  |
| MOV.w | \#H'0001,R5 | ; Set \#H'0001 to R5 |
| MOV.B | \#D'24,R6H | ; Se bit counter |
| LBL17 |  |  |
| SHLR | R1H | ; Shift mantissa 1 bit right |
| ROTXR | R1L |  |
| ROTXR | R2H |  |
| ADDS. W | \#1,R4 | ; Increment exponent |
| DEC. B | R6H | ; Decrement bit counter |
| BEQ | LBL18 | ; Branch if $\mathrm{z}=1$ |
| CMP.W | R5, R4 |  |
| BEQ | LBL15 | ; Branch if R5=R4 |
| BRA | LBL17 | ; Branch always |
| LBL18 |  |  |
| MOV.w | \#H'0000, R0 | ; Clear result |
| MOV.W | R0, R1 |  |
| RTS |  |  |
| ; |  |  |
| LBL19 |  |  |
| MOV.B | R1H, R0L |  |
| mov. B | R1L, R1H |  |
| Mov. ${ }^{\text {B }}$ | R2H, R1L |  |

204 FMUL_cod C 0136 0CC0 205 FMUL_cod C 01387778 206 FMUL_cod C 013A 4502 207 FMUL_cod C 013C F000 208 FMUL_cod C 013E
209 FMUL_cod C 013E 1100
210 FMUL_cod C 01406778
211 FMUL_cod C 0142 770E
212 FMUL_cod C 01446770
13 FMUL_cod C 01465470
214
215
216
217 FMUL_cod C 0148
218 FMUL_cod C 0148 0D04
219 FMUL_cod C 014A 0D15
220 FMUL_cod C 014C 0C1E 221
222 FMUL_cod C 014E 5025
223 FMUL_cod C 01505026
224 FMUL_cod C 01525024
225
226 FMUL_cod C 0154 08E5
227 FMUL_cod C 0156 0E6C
228 FMUL_cod C 01589400
*** H8/300 ASSEMBLER
5
PROGRAM NAME $=$

229 FMUL_cod C 015A 5470 230

231
RTS

## . END

*****TOTAL ERRORS 0
*****TOTAL WARNINGS 0

### 7.19 Square Root of a 32-Bit Binary Number

MCU: H8/300 Series H8/300L Series

Label name: SQRT

### 7.19.1 Function

1. The software SQRT finds the square root of a 32-bit binary number and outputs the result in 16-bit binary format.
2. All arguments used with the software SQRT are represented in unsigned integers.
3. All data is manipulated on general-purpose registers.

### 7.19.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | 32-bit binary number | R4, R5 | 4 |
| Output | Square root | R3 | 2 |

### 7.19.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\times$ | $\times$ | $\times$ | $\uparrow$ | $\times$ | $\times$ | $\times$ | $\cdot$ |
| $\mathbf{I}$ | U | H | U | N | Z | V | C |
| $\cdot$ | $\cdot$ | $\times$ | $\cdot$ | $\times$ | $\times$ | $\times$ | $\times$ |

$\times$ : Unchanged

- : Indeterminate

今 : Result

| Program memory (bytes) |
| :---: |
| 94 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 1340 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 7.19.5 Notes

The clock cycle count (1340) in the specifications is for the example shown in figure 7.46.

### 7.19.6 Description

1. Details of functions
a. The following arguments are used with the software SQRT:

R4: Contains, as an input argument, the upper word of a 32-bit binary number whose square root is to be found.
R5: Contains, as an input argument, the lower word of the 32-bit binary number whose square root is to be found.
R3: Contains, as an output argument, the square root of the 32-bit binary number.
b. Figure 7.46 shows an example of the software SQRT being executed. When the input arguments are set as shown in (1), the square root is placed in R3 shown in (2).
(1) Input arguments $\left\{\begin{array}{c}\text { R4, R5 } \\ \text { (H'FFFFFFFF) }\end{array}\right.$

| R4 |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $F$ | $F$ | $F$ | $F$ | $F$ | $F$ | $F$ | $F$ |

(2) Output arguments $\left\{\begin{array}{c}\text { R3 } \\ \text { (H'FFFF) }\end{array}\right.$


Figure 7.46 Example of Software SQRT Execution
2. Notes on usage
a. When upper bits are not used (see figure 7.47), set 0's in them; otherwise, no correct result can be obtained because the square root is found on numbers including indeterminate data placed in the upper bits.


Figure 7.47 Examples of Operation with Upper Bits Unused
b. Figures below the decimal point are discarded.
3. Data memory

The software SQRT does not use the data memory.
4. Example of use

Set a 32-bit decimal number whose square root is to be found and call the software SQRT as a subroutine.

| WORK1 | . RES. W | 2 | ......... | Reserves a data memory area in which the user program places a 32-bit binary number whose square root is to be found. |
| :---: | :---: | :---: | :---: | :---: |
| WORK2 | . RES. W | 2 |  | Reserves a data memory area in which the user program places the square root (16bit binary) of the 32-bit binary number. |
|  | MOV. W MOV. W | @WORK1, R4 @WORK1+2, R5 |  | Places in the input argument the 32-bit binary number set by the user program. |
|  | JSR | @SQRT | ......... | Calls the software SQRT as a subroutine. |
|  | MOV. W | R3, @WORK2 |  | Places the 16-bit binary square root (set in the output argument) in the data memory area of the user program. |

## 5. Operation

a. Figure 7.48 shows the method of finding the square root $\mathrm{H}^{\prime} 05$ (binary) of $\mathrm{H}^{\prime} 22$ (a 16-bit binary).


Figure 7.48 Computation to Find Square Root
(i) As shown in figure 7.48, the square root of a binary number can be found by processing the number by 2 bits in bit-descending order.
(ii) The square root ((1)) is equal to Éø (found through processes A, B and C) divided by 2. The software SQRT computes É $\varnothing$ to find the square root.
b. The program is executed in the following steps:
(i) The number of steps ( $\mathrm{D}^{\prime} 16$ ) in which the 32-bit binary number is processed by 2 bits is placed in R6L.
(ii) The square root areas R2 and R3 and the work areas R0 and R1 are cleared.
(iii) R4, R5 and R0, R1 are rotated 2 bits to the left to place the upper 2 bits of the input square root in R0 and R1.
(iv) "1" is set in R2 and R3. (2)
(v) R2 and R3 are subtracted from R0 and R1 to find the difference. (D, (2), (3), (4)) The difference is placed in R0 and R1.
(vi) If the result is positive, R 2 and R 3 are incremented. (A, -(4))

If the result is negative, R 2 and R 3 are decremented, and R 2 and R 3 are added to R 0 and R1. (D, E, (6))
c. In the software SQRT, R6 is decremented each time the process (iii) through (vi) of (b) is done. This processing continued until R6 reaches " 0 ".



*** H8/300 ASSEMBLER PROGRAM NAME $=$

1
2
3
4
5
6
7
8
9
10
11
12
13 SQRT_cod C 0000
14
15
16 SQRT_cod C 00000000
7 SQRT_cod C 0000 FE10
SQRT_cod C 000279000000
SQRT_cod C 0006 0D01
SQRT_cod C 0008 0D02
SQRT_cod C 000A 0D03
SQRT_cod C 000C
3 SQRT_cod C 000C F602
4 SQRT_cod C 000E
SQRT_cod C 000E 100D
SQRT_cod C 00101205
SQRT_cod C 0012 120C
SQRT_cod C 00141204
SQRT_cod C 00161209
SQRT_cod C 00181201
SQRT_cod C 001A 1208
SQRT_cod C 001C 1200
SQRT_cod C 001E 1A06
SQRT_cod C 0020 46EC
SQRT_cod C 00220401
SQRT_cod C 0024 120B
SQRT_cod C 00261203
SQRT_cod C 0028 120A
SQRT_cod C 002A 1202
SQRT_cod C 002C 1931
1 SQRT_cod C 002E 1EA8
2 SQRT_cod C 0030 1E20
SQRT_cod C 00324412
4 SQRT_cod C 00340931
5 SQRT_cod C 0036 0EA8
6 SQRT_cod C 0038 0E20
7 SQRT_cod C 003A 0401
SQRT_cod C 003C BB00
9 SQRT_cod C 003E B300
SQRT_cod C 0040 BA00
1 SQRT_cod C 0042 B200
SQRT_cod C 0044 400A
SQRT_cod C 0046
SQRT_cod C 00460401
SQRT_cod C 0048 9B00
SQRT_cod C 004A 9300
SQRT_cod C 004C 9A00
SQRT_cod C 004E 9200
SQRT_cod C 0050
SQRT_cod C 0050 1A0E
1 SQRT_cod C 0052 46B8
SQRT_cod C 00541102
SQRT_cod C 0056 130A

```
VER 1.0B ** 08/18/92 10:23:40
```

64 SQRT_cod C 00581303

## Section 8 DECIMAL $\leftrightarrow$ HEXADECIMAL CHANGE

### 8.1 Change a 2-Byte Hexadecimal Number to a 5-Character BCD Number

MCU: H8/300 Series
H8/300L Series
Label name: HEX

### 8.1.1 Function

1. The software HEX changes a 2-byte hexadecimal number (placed in a general-purpose register) to a 5-character BCD (binary-coded decimal) number and places the result of change in general-purpose registers.
2. All arguments used with the software HEX are represented in unsigned integers.
3. All data is manipulated on general-purpose registers.

### 8.1.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :--- | :--- | :--- | :--- |
| Input | 2-byte hexadecimal number | R0 | 2 |
| Output | 5-character BCD number (upper <br> 1 character) | R2L | 1 |
|  | 5-character BCD number (lower <br> 4 characters) | R3 | 2 |

### 8.1.3 Internal Register and Flag Changes

| R0 | R1 | R2H | R2L | R3 | R4 | R5 | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | - | $\times$ | $\uparrow$ | $\uparrow$ | - | - | - | - |
| I | U | H |  | U | N | Z | V | C |
| - | - | $\times$ |  | - | $\times$ | $\times$ | $\times$ | $\times$ |
| $\times$ : Unchanged <br> - : Indeterminate <br> - : Result |  |  |  |  |  |  |  |  |

### 8.1.4 Specifications

| Program memory (bytes) |
| :---: |
| 30 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 368 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 8.1.5 Description

1. Details of functions
a. The following arguments are used with the software HEX:

R0: Contains a 2-byte hexadecimal number as an input argument.
R2L: Contains the upper 1 character ( 1 byte) of a 5 -character BCD number as an output argument.
R3: Contains the lower 4 characters ( 2 bytes) of the 5 -character BCD number as an output argument.
Figure 8.1 shows the formats of the input and output arguments.


Figure 8.1 Example of Software FILL Execution
b. Figure 8.2 shows an example of the software HEX being executed. When the input argument is set as shown in (1), the 5 -character BCD number is placed in R2L and R3 as shown in (2).


Figure 8.2 Example of Software HEX Execution
2. Notes on usage

When upper bits are not used (see figure 8.3), set 0's in them; otherwise, no correct result can be obtained because computation is made on numbers including indeterminate data placed in the upper bits.


Figure 8.3 Examples of Operation with Upper Bits Unused
3. Data memory

The software HEX does not use the data memory.
4. Example of use

Set a 2-byte hexadecimal number in R0 and call the software HEX as a subroutine.

5. Operation
a. A 4-bit binary number "B3B2B1B0" is represented by equations 1 and 2 below:


Figure 8.4 4-bit Binary Number " $B_{3} B_{2} B_{1} B_{0}{ }^{\prime \prime}$
b. First, equation 2 is used to compute $\alpha=B_{3} \times 2+B_{2}$ (see figure 8.4) by executing an add instruction (the ADD.B instruction) and decimal correction (the DAA instruction). Next, a series of arithmetic operations such as $\beta=\alpha \times 2+\mathrm{B}_{1}$ and $\gamma=\beta \times 2+\mathrm{B}_{0}$ are performed to find a 5 -character BCD number as the result.
c. The software HEX uses R0 (input) and R2L and R3 (outputs) to compute $\alpha=\mathrm{B}_{3} \times 2+\mathrm{B}_{2}$.
(i) R2H is used as the counter that shifts R0 (containing the input argument) bit by bit. D'16 is set in R2H for a total of 16 shifts.
(ii) R0 (containing the 2-byte hexadecimal number) is shifted 1 bit to the left, and the most significant bit is placed in the C flag.
(iii) R2L and R3 (containing the 5-character BCD number) are processed in ascending order, as follows:

$$
\begin{array}{ll}
\mathrm{R} 3 \mathrm{~L}+\mathrm{R} 3 \mathrm{~L}+\mathrm{C} \rightarrow \mathrm{R} 3 \mathrm{~L} & \text { Decimal correction of R3L } \\
\mathrm{R} 3 \mathrm{H}+\mathrm{R} 3 \mathrm{H}+\mathrm{C} \rightarrow \mathrm{R} 3 \mathrm{H} & \text { Decimal correction of R3H } \\
\mathrm{R} 2 \mathrm{~L}+\mathrm{R} 2 \mathrm{~L}+\mathrm{C} \rightarrow \mathrm{R} 2 \mathrm{~L} & \text { Decimal correction of R2L }
\end{array}
$$

Thus, $\alpha=B_{3} \times 2+B_{2}$ has been computed.
(iv) In the software HEX, R 2 H is decremented each time the process (ii) to (iii) is performed. This processing continues until R2H reaches " 0 ".

### 8.1.6 Flowchart



### 8.1.7 Program List

## *** H8/300 ASSEMBLER

 PROGRAM NAME $=$1
2
3
4
5
6
7
8
9
10
11
12
13
14
15 HEX_code C 0000
16
17
18 HEX_code C 00000000
HEX_code C 000079020000
HEX_code C 0004 OD23
HEX_code C 0006 F210
HEX_code C 0008
HEX_code C 00081008
HEX_code C 000A 1200
25
26 HEX_code C 000C OEBB
HEX_code C OOOE OFOB
HEX_code C 0010 0E33
HEX_code C 0012 0F03
HEX_code C 0014 OEAA
HEX_code C 0016 0FOA
32
HEX_code C 0018 1A02
HEX_code C 001A 46EC
HEX_code C 001C 5470
36
37
*****TOTAL ERRORS 0
*****TOTAL WARNINGS 0

VER 1.0B ** 08/18/92 10:24:23

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| ;* |  |  |  |
| ;* | $00-$ NAME |  | : CHANGE 2 BYTE HEXADECIMAL |
| ;* |  |  | TO BCD (HEX) |
| ;* |  |  |  |
|  |  |  |  |
| ;* |  |  |  |
| ;* | ENTRY | : R0 | (HEXADECIMAL) |
| ;* |  |  |  |
| ;* | RETURNS | : R2L | (UPPER 1 CHARACTER (BY BCD)) |
| ;* |  | R3 | (LOWER 4 CHARACTER (BY BCD)) |
| ;* |  |  |  |
|  |  |  |  |
| ; |  |  |  |
|  | . SECTION | N HEX_C | HEX_code, CODE, ALIGN=2 |
|  | . EXPORT | HEX |  |
| ; |  |  |  |
| HEX | . EQU | \$ | ; Entry point |
|  | MOV.W | \#H'0000, R2 | ; Clear R2 |
|  | MOV.W | R2, R3 | ; Clear R3 |
|  | MOV.B | \#D'16, R2H | ; Set bit counter |
| LOOP |  |  |  |
|  | SHLL. B | ROL | ; Shift hexadecimal 1 bit left |
|  | ROTXL. B ROH |  |  |
| ; |  |  |  |
|  | ADDX.B | R3L, R3L | ;R3L + R3L $\quad$ (> R3L |
|  | DAA | R3L | ; Decimal adjust R3L |
|  | ADDX.B | R3H, R3H | ; $\mathrm{R} 3 \mathrm{H}+\mathrm{R} 3 \mathrm{H}+\mathrm{C} \rightarrow \mathrm{R} 3 \mathrm{H}$ |
|  | DAA | R3H | ; Decimal adjust R3H |
|  | ADDX.B | R2L, R2L | ; R2L + R2L + C -> R2L |
|  | DAA | R2L | ; Decimal adjust R2L |

DEC.B R2H ;Decrement R2H
BNE LOOP ; Branch $Z=0$
RTS ;
. END

### 8.2 Change a 5-Character BCD Number to a 2-Byte Hexadecimal Number

MCU: H8/300 Series
H8/300L Series
Label name: BCD

### 8.2.1 Function

1. The software BCD changes a 5 -character BCD (binary-coded decimal) Number (3 bytes, placed in a general-purpose registers) to a 2-byte hexadecimal number and places the result of change in a general-purpose register.
2. All data is manipulated on general-purpose registers.
3. The 5 -character BCD number can be up to H'65535.

### 8.2.2 Arguments

| Description |  | Memory area | Data length (bytes) |
| :---: | :---: | :---: | :---: |
| Input | 5-character BCD number (upper 1 character) | ROL | 1 |
|  | 5-character BCD number (lower 4 characters) | R1 | 2 |
| Output | 2-byte hexadecimal number | R2 | 2 |

### 8.2.3 Internal Register and Flag Changes

| ROH | ROL R1 | R2 | R3 | R4 | R5H | R5L | R6 | R7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | - • | $\uparrow$ | $\times$ | - | - | $\times$ | $\times$ | - |
| 1 | U | H | U | N | Z |  | v | C |
| - | - | $\times$ | - | $\times$ | $\times$ |  | $\times$ | $\times$ |
|  | Unchanged Indeterminate Result |  |  |  |  |  |  |  |

### 8.2.4 Specifications

| Program memory (bytes) |
| :---: |
| 64 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 2 |
| Clock cycle count |
| 210 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 8.2.5 Description

1. Details of functions
a. The following arguments are used with the software BCD:

R0L: Contains the upper 1 character ( 1 byte) of a 5 -character BCD number as an input argument.
R1: Contains the lower 4 characters ( 2 bytes) of the 5 -character BCD number as an input argument.

R2: Contains a 2-byte hexadecimal number as an output argument.
Figure 8.5 shows the formats of the input and output arguments.


Figure 8.5 Example of Software MOVE1 Execution
b. Figure 8.6 shows an example of the software BCD being executed. When the input argument is set as shown in (1), the 2-byte hexadecimal number is placed in R 2 as shown in (2).


Figure 8.6 Example of Software BCD Execution
2. Notes on usage
a. The values of bits 4 through 7 of R0L (containing the upper 1 character of the 5 -character BCD number) remain unchanged. They are cleared to "0" after execution of the software BCD.
b. The 5 -character BCD number can be up to H'65535.
c. When upper bits are not used, set 0's in them; otherwise, no correct result can be obtained because computation is made on numbers including indeterminate data placed in the upper bits.
3. Data memory

The software BCD does not use the data memory.
4. Example of use

Set a 5 -character BCD number in the input arguments and call the software BCD as a subroutine.


## 5. Operation

a. The software BCD consists of two processes:
(i) Popping up the 5-character BCD number character by character
(ii) Changing the popped-up data to a hexadecimal number on a 4-bit basis.
b. Figure 8.7 shows the method of computing a 1-character (4-bit) number.


Figure 8.7 Method of Dividing 1-Byte Register Data by 2
(i) $\mathrm{H}^{\prime} 04$ is placed for computation of the 5 characters.
(ii) The 5-character BCD number (R0L, R1H, R1L) is transferred to R6L starting with the most significant byte. Then the upper or lower 4 bits are selected.
(iii) R 0 H is decremented each time the process (ii) is performed.
(iv) When the process (ii) is performed, the software checks whether the counter ( R 0 H ) is even or odd.

- When R 0 H is odd, R6L is ANDed with H'0F to pop up the lower 4 bits.
- When R 0 H is even, R6L is shifted 4 bits to the right to pop up the upper 4 bits.
c. The BCD number is changed to a hexadecimal number in the following steps:
(i) A 4-character BCD " $\mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}$ " is represented by equations 1 and 2 below:


Figure 8.8 4-character BCD Number ' $\mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}{ }^{\prime \prime}$
(ii) First, equation 2 is used to compute $\alpha=D_{3} \times 10+D_{2}$ (see figure 8.8). Next, a series of arithmetic operations such as $\beta=\alpha \times 10+D_{1}$ and $\gamma=\beta \times 10+D_{0}$ are performed to find a hexadecimal number as the result.
(iii) Equations 3 and 4 are used to compute $D_{3} \times 10$ :

$$
\begin{aligned}
D_{3} \times 10 & =D_{3} \times(2+8) \ldots \ldots \ldots . .(\text { equation } 3) \\
& =D_{3} \times 2 \times\left(1+2^{2}\right) \ldots . .(\text { equation } 4)
\end{aligned}
$$

(iv) The software HEX uses R2 and R3 to compute equation 4 by taking the following steps:

1. Places $\mathrm{D}_{3}$ in R2 and shifts it 1 bit to the left.
2. Transfers R2 to R3 and shifts it 1 bit to the left.
3. Adds R3 to R2.
d. The hexadecimal form of the 2-byte BCD number can be obtained by repeating the process b. to c. five times.

### 8.2.6 Flowchart




### 8.2.7 Program List

*** H8/300 ASSEMBLER PROGRAM NAME $=$

BCD_code C 0008 088A
BCD_code C 000A 0C1E
BCD_code C 000C 5506
BCD_code C 000E 0C9E
BCD_code C 00105502
BCD_code C 00125470

BCD_code C 0014
BCD_code C 0014 OCED BCD_code C 00167700 BCD_code C 00184406 BCD_code C 001A BCD_code C 001A 0CDE BCD_code C 001C EE0F BCD_code C 001E 4008 BCD_code C 0020
BCD_code C 0020 110E BCD_code C 0022 110E BCD_code C 0024 110E BCD_code C 0026 110E BCD_code C 0028
BCD_code C 0028 100A BCD_code C 002A 1202 BCD_code C 002C 0D23 BCD_code C 002E 100A BCD_code C 00301202 BCD_code C 0032 100A BCD_code C 00341202 BCD_code C 00360932 BCD_code C 0038 08EA BCD_code C 003A 9200 BCD_code C 003C 1A00 BCD_code C 003E 7700 BCD_code C 0040 45D8 BCD_code C 00425470 60 61
*****TOTAL ERRORS 0 *****TOTAL WARNINGS

VER 1.0B ** 08/22/92 11:09:49


### 9.1 Set Constants

MCU: H8/300 Series
H8/300L Series
Label name: SORT

### 9.1.1 Function

1. The software SORT sorts the data placed on the data memory, byte by byte, in descending order.
2. The number of bytes to be sorted can be up to 255 .
3. Data to be sorted is represented as unsigned integers.

### 9.1.2 Arguments

| Description | Memory area | Data length (bytes) |  |
| :--- | :--- | :--- | :--- |
| Input | Number of bytes of data to be <br> sorted | ROL | 1 |
|  | Start address of the data to be <br> sorted | R4 | 2 |
| Output | - | - | - |

### 9.1.3 Internal Register and Flag Changes

| R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\times$ | $\times$ | $\cdot$ | $\cdot$ | $\times$ | $\times$ | $\cdot$ | $\bullet$ |


| $\mathbf{I}$ | $\mathbf{U}$ | $\mathbf{H}$ | $\mathbf{U}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\cdot$ | $\cdot$ | $\times$ | $\cdot$ | $\times$ | $\times$ | $\times$ | $\times$ |

$\times$ : Unchanged

- : Indeterminate
f : Result
9.1.4 Specifications

| Program memory (bytes) |
| :---: |
| 34 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 789482 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 9.1.5 Note

The clock cycle count (789482) in the specifications is for sorting 255-byte data in descending order.

### 9.1.6 Description

1. Details of functions
a. The following arguments are used with the software SORT:

R0L: Contains the number of bytes of data to be sorted -1 as an input argument.
R4: Contains the start address of the data to be sorted (stored on RAM).
b. Figure 9.1 shows an example of the software SORT being executed. When the input argument is set as shown in (1), the data is sorted in descending order as shown in (2).


Figure 9.1 Example of Software SORT Execution
2. Notes on usage
a. Do not set " 0 " in R0L; otherwise, the software SORT will not operate normally.
b. R0L must contain the number of bytes of data to be sorted -1 .
3. Data memory

The software SORT does not use the data memory.
4. Example of use

Set the input arguments in registers and call the software SORT as a subroutine.

5. Operation
a. Figure 9.2 shows an example of sorting where three pieces of data are sorted in descending order.

| Input data | 5 | 10 | 8 |  |
| :---: | :---: | :---: | :---: | :---: |
| 1st sorting |  |  | 8 | ......... (1) |
| $\binom{$ Compare count }{$n-1=2}$ |  |  | 8 | ......... (2) |
|  | L 10 | 5 | -8 | .......... (3) |
| 2nd sorting (Compare count $\mathrm{n}-1=2$ |  |  | 8 | ......... (4) <br> (5) |
| [Note] . . . . indicates comparison. |  |  |  |  |

Figure 9.2 Example of Sorting
(i) The software searches the three pieces of data for the biggest number and sorts it at the extreme left. (See (1), (2) and (3) of figure 9.2.)
(ii) Next, the software identifies the greater of the second and last numbers as counted from the left and places it at the second place from the left. (See (4) and (5) of figure 9.2.)
b. Processing by programs
(i) R4 is used as the pointer for placing the biggest number. R5 is used as the pointer that indicates the address of the memory area containing the source number.
(ii) The comparand is placed in R1L.
(iii) The source number is placed in R1H.
(iv) R1L and R1H are compared with each other. If the source number is greater than the comparand $(\mathrm{R} 1 \mathrm{H}>\mathrm{R} 1 \mathrm{~L})$, the two numbers are exchanged.
(v) The process (iii) to (iv) is repeated until the counter R0L indicating the remaining source numbers reaches " 0 ".
(vi) When R0L reaches " 0 ", the data stored in @R4 is assumed the biggest of the data compared.
(vii)The R 0 H indicating the number of remaining comparands is decremented.

### 9.1.7 Flowchart



### 9.1.8 Program List

*** H8/300 ASSEMBLER PROGRAM NAME $=$

1
2
3
4
5
6
7
8
9

SORT_cod C 0000 0C80
SORT_cod C 0002 0D45
SORT_cod C 00046849
SORT_cod C 0006
SORT_cod C 0006 OB05
SORT_cod C 00086851
SORT_cod C 000A 1C19
SORT_cod C 000C 4404
SORT_cod C 000E 68D9
SORT_cod C 0010 0C19
SORT_cod C 0012
SORT_cod C 0012 1A00
SORT_cod C 0014 46F0
SORT_cod C 0016 68C9
SORT_cod C 0018 1A08
SORT_cod C 001A 4704
SORT_cod C 001C 0B04
SORT_cod C 001E 40E0
SORT_cod C 0020
SORT_cod C 00205470
38
39
*****TOTAL ERRORS 0 *****TOTAL WARNINGS

VER 1.0B ** 08/18/92 10:26:21


## Section 10 ARRAY

### 10.1 2-Dimensional Array (ARRAY)

MCU H8/300 Series
H8/300L Series
Label name: ARRAY

### 10.1.1 Function

1. The software ARRAY retrieves data from a 2-dimensional array (hereafter called an "array") and sets its address and elements ( $x, y$ ) of the array when the data matches.
2. Data to be processed by the software ARRAY are 1-byte unsigned integers.
3. The elements of an array are 1-byte unsigned integers.
4. An array can be set up in the range 255 bytes $\times 255$ bytes.

### 10.1.2 Arguments

| Description | Memory area | Data length (bytes) |  |
| :--- | :--- | :--- | :--- |
| nnput | Data to be retrieved | R0L | 1 |
|  | Start address of the array | R4 | 2 |
|  | Number of rows of the array | R2L | 1 |
|  | Number of columns of the array | R3L | 1 |
| Output | Address of matched data | R4 | 2 |
|  | Array element $x$ of matched data | R5H | 1 |
|  | Array element y of matched data | R5L | 1 |
|  | Presence of matched data | C flag (CCR) |  |

10.1.3 Internal Register and Flag Changes

| R0H ROL R1 | R2H | R2L | R3H | R3L | R4 | R5H | R5L | R6 | R7 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\times$ | $\cdot$ | $\cdot$ | $\times$ | $\times$ | $\times$ | $\times$ | $\hat{f}$ | $\hat{f}$ | $\hat{f}$ | $\times$ |


| $\mathbf{I}$ | $\mathbf{U}$ | $\mathbf{H}$ | $\mathbf{U}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\cdot$ | $\cdot$ | $\times$ | $\cdot$ | $\times$ | $\times$ | $\times$ | 人 |

$\times$ : Unchanged

- : Indeterminate
$\uparrow$ : Result


### 10.1.4 Specifications

| Program memory (bytes) |
| :---: |
| 46 |
| Data memory (bytes) |
| 0 |
| Stack (bytes) |
| 0 |
| Clock cycle count |
| 1986 |
| Reentrant |
| Possible |
| Relocation |
| Possible |
| Interrupt |
| Possible |

### 10.1.5 Note

The clock cycle count (1986) in the specifications is for the example shown in figure 10.1. If either element $x$ or $y$ is " 0 ", the software terminates immediately and clears the C flag.

### 10.1.6 Description

1. Details of functions
a. The following arguments are used with the software ARRAY:
(i) Input arguments

R0L: Data to be retrieved
R4: Start address of the array
R2L: $\quad$ Number of rows of the array ( x )
R3L: $\quad$ Number of columns of the array (y)
(ii) Output arguments

R4: $\quad$ Address of the matched data
R5H: Array element $x$ of the matched data
R5L: Array element $y$ of the matched data
C flag (CCR): Indicates the state at the end of the software ARRAY.
C flag =1: Matched data is found on the array.
C flag = 0: Matched data is not found on the array.
b. Figure 10.1 shows an example of the software ARRAY being executed. When the input arguments are set as shown in (1), the software ARRAY references the array $(16 \times 16)$ in figure 10.2 and places the address of the matched data in R4, the array element x in R 5 H , and the array element $y$ in R5L as shown in (2).


Figure 10.1 Example of Software ARRAY Execution


Figure 10.2 Array Space
c. Execution of the software ARRAY requires an array as shown in figure 10.3.


Figure 10.3 2-Dimensional Array
(i) The size of an array is identified by the number of rows (x) and the number of columns (y).
(ii) The elements of an array are represented by x (row) and y (column), which range from $(0,0)$ to $(x-1, y-1)$.
(iii) The start address of an array is $(0,0)$, at which retrieval starts in the order as shown in figure 10.3.
2. Notes on usage

Do not set " 0 " as x and y ; otherwise, the software ARRAY do not start retrieval of data, clears the C flag, and terminates.
3. Data Memory

The software ARRAY does not use the data memory.
4. Example of Use

Set the data to be retrieved and the start address, the number of rows and the number of columns of an array to be searched, and call the software ARRAY as a subroutine.

| I-WORK1 | .RES.W | 1 | Reserves a data memory area for the start address of the array. |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I-WORK2 | .RES.B | 1 | Reserves a data memory area for the number of rows of the array (x). |  |  |
| I-WORK3 | .RES.B | 1 | Reserves a data memory area for the number of columns of the array ( y ). |  |  |
| I-WORK4 | .RES.B | 1 | Reserves a data memory area for the data to be retrieved. |  |  |
| O-WORK1 | .RES.W | 1 | Reserves a data memory area for the address of the matched data. |  |  |
| O-WORK2 | .RES.B | 1 | Reserves a data memory area for the element $(x)$ of the array when the data is matched. |  |  |
| O-WORK3 | .RES.B | 1 | Reserves a data memory area for the element (y) of the array when the data is matched. |  |  |
|  | MOV. B | @I_WORK4, R0L |  | Places the data to be retrieved. |  |
|  | MOV. W | @l_WORK1, R4 |  | Places the start address of the array. |  |
|  | MOV. B | @I_WORK2, R2H |  | Places the number of rows of the array ( x ). |  |
|  | MOV. B | @I_WORK3, R2L |  | Places the number of columns of the array (y). |  |
|  | JSR | @ARRAY |  | Calls the software ARRAY as a subroutine. |  |
|  | MOV. W | R4, @O_WORK1 |  | Stores the address of the matched data. |  |
|  | MOV. B | R2H, @O_WORK2 |  | Stores the element of the array ( x ) when the data is matched. |  |
|  | MOV. B | R2L, @O_WORK3 |  | Stores the element of the array (y) when the data is matched. |  |

### 10.1.7 Flowchart


10.1.8 Program List



[^0]:    $\times$ : Unchanged

[^1]:    $\times$ : Unchanged

[^2]:    $\times$ : Unchanged

