

H8S/2472, 2463 and 2462 Groups

Example of Settings for Transmission and Reception of
Ethernet Frames

R01AN0645EJ0102
Rev.1.02
Jul 06, 2011

Introduction

This application note describes an example of settings for connecting the Ethernet controller of the H8S/2472, 2463 and 2462.

Target Device

H8S/2472

Contents

1. Preface	2
2. Description of the Sample Application	4
3. Listing of Sample Program.....	35

1. Preface

1.1 Specifications

- In this sample program, three types of processing (A, B and C below) are selected for the transmission and reception of Ethernet frames.
 - A. Two rounds of transmitting one Ethernet frame and receiving one Ethernet frame proceed.
 - B. Ten Ethernet frames are transmitted.
 - C. Ten Ethernet frames are received.
- After the transmission of each frame is completed, transmission of the next proceeds.
- The frame transmission complete interrupt is used to judge whether frame transmission has been completed or not.
- Every time the function of reception is called, the single frame of data is copied to the user buffer.
- In obtaining the result of automatic negotiation by the physical-layer LSI circuit (PHY-LSI), the connection mode (full-duplex mode or half-duplex mode) determined by the automatic negotiation function of the PHY-LSI is obtained.
- The LAN8700* manufactured by SMSC is used as the Ethernet PHY-LSI.

Note: * The LAN8700 is the Ethernet physical layer transceiver.

1.2 Modules Used

- Ethernet controller (EtherC)
- Direct memory access controller for Ethernet controller (E-DMAC)
- Interrupt controller

1.3 Applicable Conditions

- MCU: H8S/2472, 2463, and 2462
- Operating frequency: System clock: 32 MHz
- Integrated development environment: High-performance Embedded Workshop Ver.4.07.00.007 from Renesas Electronics
- Toolchain: H8S, H8/300 Standard Toolchain (V.6.2.2.0)
- Compiler options: -cpu=2600A:24 -object="\$(CONFIGDIR)\\$(FILELEAF).obj" -debug -nolist -chgincpath -nologo

1.4 Example of Connecting an MCU to a Physical-Layer LSI Circuit

Figure 1 shows an example of the connections between an MCU and the LAN8700 from SMSC.




Figure 1 Example of Connecting an MCU to the LAN8700 (Reduced Media Independent Interface)

2. Description of the Sample Application

The sample program employs the Ethernet controller (EtherC) and direct memory access controller for the Ethernet controller (E-DMAC).

In this sample program, the Ethernet PHY-LSI is used for automatic negotiation. The result of the automatic negotiation is read from the PHY interface register (PIR) of the controller.

2.1 Operational Overview of Modules Used

Be sure to use the EtherC and E-DMAC modules to handle Ethernet communications for this LSI. The EtherC module controls the transmission and reception of Ethernet frames and their transfer between Media Access Control (MAC) layers. The E-DMAC specifically handles DMA transfer between its transmission/reception FIFO and data-storage areas (buffers) specified by the user.

The Media Independence Interface (MII) registers in the Ethernet PHY-LSI are accessed via the PIR of the EtherC module. Figure 2 shows the MII management frame format. Figures 3 to 5 show examples of the timing of access to MII registers. However, please note that the pulse width and duration of a clock cycle are limited.

Access Type	MII Management Frame							
Item	PRE	ST	OP	PHYAD	REGAD	TA	DATA	IDLE
Number of bits	32	2	2	5	5	2	16	—
Read	1..1	01	10	00001	RRRRR	Z0	D..D	—
Write	1..1	01	01	00001	RRRRR	10	D..D	X

[Legend]

PRE: 32 consecutive 1s

ST: Write of B'01 indicating start of frame

OP: Write of code indicating access type

PHYAD: Write of B'00001 if the PHY address is 1 (sequential write starting with the MSB).
This bit changes depending on the PHY address.




REGAD: Write of B'00001 if the register address is 1 (sequential write starting with the MSB).
This bit changes depending on the PHY register address.

TA: Time for switching data transmission source on MII interface
(a) Read: Bus is released (indicated as Z0).
(b) Write: B'10 is written.

DATA: 16-bit data. Sequential write or read from MSB
(a) Read: 16-bit data read
(b) Write: 16-bit data write

IDLE: Wait time until next MII management format input
(a) Read: Since the bus has been released at TA already, control is not required.
(b) Write: Independent bus release (indicated as X) is performed.

Figure 2 MII Management Frame Format

**Figure 3 1-Bit Data Write Flow****Figure 4 Bus Release Flow****Figure 5 1-Bit Data Read Flow**

2.1.1 Overview of the EtherC

This LSI has an on-chip Ethernet controller (EtherC) that conforms to the Ethernet or IEEE802.3 MAC layer standard. Connecting a PHY-LSI complying with this standard enables the EtherC to perform transmission and reception of Ethernet/IEEE802.3 frames. This LSI has one MAC layer interface.

The Ethernet controller is connected to the direct memory access controller for Ethernet controller (E-DMAC) inside this LSI, and carries out high-speed data transfer to and from the memory.

Figure 6 shows configuration of EtherC.




Figure 6 Configuration of the EtherC

2.1.2 Overview of the EtherC Transmitter

In response to a request for transmission from the E-DMAC, the EtherC transmitter arranges the data for transmission into a frame and sends them to the reduced media independent interface (RMII). Once the data have gone through the RMII, they are output onto the lines by the PHY-LSI. Figure 7 shows the state transitions of the EtherC transmitter. The following describes the flow of operations in transmission.

- When the transmit enable (TE) bit of the EtherC mode register (ECMR) is set, the EtherC transmitter enters the idle state.
 - (A) When a request for transmission is issued by the transmitter E-DMAC while half-duplex transfer has been selected, the EtherC module attempts to detect a carrier. If it does not detect a carrier, the EtherC module sends the preamble to the RMII after a transmission delay equivalent to the time required by the frame interval. If a carrier is detected, the EtherC module waits until the carrier disappears and then sends the preamble to the RMII after a transmission delay equivalent to the time required by the frame interval.
(B) Full-duplex transfer does not require carrier detection, so if this is selected, the preamble is sent as soon as the request for transmission is issued by the E-DMAC. In continuous transmission, however, the preamble is sent from the frame which has been transmitted at the last minute surely after a transmission delay equivalent to the time required by frame interval.
 - The EtherC transmitter sends the start frame delimiter (SFD), data, and cyclic redundancy check (CRC) code in sequence. At the end of transmission, the transmitter E-DMAC generates a frame transmission complete (TC) interrupt. If a collision occurs or the EtherC transmitter enters the carrier-not-detected state, an interrupt corresponding to the given state will be generated.
 - The EtherC transmitter enters the idle state and then, if there are more data for transmission, continues to transmit.




Figure 7 State Transitions of the EtherC Transmitter

2.1.3 Overview of the EtherC Receiver

The EtherC receiver separates the frame of data which have been input from the RMII into preamble, SFD, data, and CRC code, and outputs the portion from the destination address (DA) to the CRC data to the receiver E-DMAC. Figure 8 shows the state transitions of the EtherC receiver. The flow of operations in reception is described below.

1. When the receive enable (RE) bit of the EtherC mode register (ECMR) is set, the EtherC receiver enters the idle state.
2. When the start frame delimiter (SFD) is detected after the preamble of a frame to be received, the EtherC receiver starts processing for reception. A frame with an invalid pattern is discarded.
3. In normal mode, the EtherC receiver starts reception of data (i) if the destination MAC address matches the receiver's own address, (ii) in the case of a broadcast frame, and (iii) in the case of a multicast frame. If promiscuous mode has been specified, the EtherC receiver starts reception of data irrespective of the frame type.
4. After a frame has been received from the RMII, the EtherC receiver carries out a CRC of the frame data. The result is indicated as a status bit in the descriptor after the frame of data has been written to memory. If an error is found, the error state is reported to the EtherC/E-DMAC status register (EESR).
5. After one frame has been received, the EtherC receiver enters the idle state in readiness for receiving the next frame.




Figure 8 State Transitions of the EtherC Receiver

2.1.4 Overview of the E-DMAC

This LSI includes a direct memory access controller (E-DMAC) that is directly connected to the Ethernet controller (EtherC). The E-DMAC employs descriptors to control a large portion of buffer management. This lightens the load on the CPU and enables efficiency in data transfer control. Directly writing data to or reading data from the transmit/receive FIFO by the CPU is not possible.

During DMA transfer, the E-DMAC refers to information called transmit and receive descriptors; these are placed in memory by the user. The E-DMAC reads the descriptor information before transmitting or receiving an Ethernet frame, and follows the descriptor in reading data for transmission from the transmission buffer or writing received data to the receiving buffer. By setting up a number of consecutive descriptors (a descriptor list), it is possible to execute the consecutive transfer of multiple Ethernet frames.

Figure 9 shows the configuration of the E-DMAC, and of the related descriptors and buffers.

The E-DMAC has the following features:

- The descriptor management system reduced the load on the CPU.
- The descriptions indicate information on the states of frames to be transmitted and received frames.
- Block transfer (16-byte units) achieves efficient utilization of the system bus.
- Supports single-frame/multi-buffer operation




Figure 9 Configuration of the E-DAMC, and of Related Descriptors and Buffers

2.1.5 Overview of E-DMAC Descriptors

When the E-DMAC performs DMA transfer, it employs descriptor information that includes the storage address for the data for transfer, etc. There are two types of descriptors: transmit descriptors and receive descriptors. When the TR bit in the E-DMAC transmit request register (EDTRR) is set to 1, the E-DMAC automatically starts reading a transmit descriptor. When the RR bit in the E-DMAC receive request register (EDRRR) is set to 1, the E-DMAC automatically starts reading a receive descriptor. The user must enter information related to the DMA transfer of Ethernet data in the transmit/receive descriptors before the transfer can proceed. After transmission or reception of an Ethernet frame has been completed, the E-DMAC switches the descriptor active/inactive bit (TACT bit for transmission, RACT bit for reception) to the inactive setting and indicates the result of transmission or reception in the status bits (TFS26 to TFS0 for transmission, RFS26 to RFS0 for reception).

Descriptors are placed in readable and writable memory, and the address where the first descriptors start (the addresses of the first descriptors of each type to be read by the E-DMAC) are set in the transmit descriptor list address register (TDLAR) and receive descriptor list address register (RDLAR). When multiple descriptors are set up in a descriptor list, the descriptors are placed in contiguous address ranges in accord with the descriptor length as indicated by bits DL1 and DL0 in the E-DMAC mode register (EDMR).

2.1.6 Overview of Transmit Descriptors

Figure 10 shows the relationship between a transmit descriptor and a transmission buffer.

In order from its first address, a transmit descriptor consists of TD0, TD1, TD2 (each is a 32-bit unit), and padding. TD0 indicates whether the descriptor is active or inactive, describes the configuration of the descriptor, and contains state information. TD1 indicates the size of the transmission buffer indicated by the descriptor. The TD2 indicates the address where the transmission buffer starts. The length of padding is determined by the descriptor length as specified by bits DL0 and DL1 in the EDMR register.

According to the settings of transmit descriptors, either a single descriptor or multiple descriptors can specify a single frame of data for transmission (one frame/one descriptor and one frame/multi-descriptor, respectively). As an example where the one frame/multi-descriptor type of setting may be useful, multiple descriptors might be set up for data in Ethernet frames which are used in transmission every time. Specifically, data for the destination and source addresses within the Ethernet frame may be shared among multiple descriptors, with the remaining data stored in individual buffers.




Figure 10 Relationship between a Transmit Descriptor and Transmission Buffer

2.1.7 Overview of Receive Descriptors

Figure 11 shows the relationship between a receive descriptor and a receiving buffer.

In order from its first address, a receive descriptor consists of RD0, RD1, RD2 (each is a 32-bit unit), and padding. RD0 indicates whether the descriptor is active or inactive, describes the configuration of the descriptor, and contains state information. RD1 indicates the size of the receiving buffer (RBL) to which the descriptor refers, and the length of the received frame (RDL). RD2 indicates the address where the receiving buffer starts. The length of padding is determined by the descriptor length as specified by bits DL0 and DL1 in the EDMR register.

According to the settings of receive descriptors, either a single descriptor or multiple descriptors can specify a single frame of received data (one frame/one descriptor and one frame/multi-descriptor, respectively). In one frame/multi-descriptor cases, multiple descriptors are prepared in advance to form a descriptor list. If a frame is longer than the setting of the descriptor's RBL field, the E-DMAC uses the next descriptor in the sequence to continue transferring the frame to the receiving buffer. For example, if the E-DMAC receives an Ethernet frame with 1,514 bytes while the RBL of each descriptor is 500 bytes, the received Ethernet frame is transferred to the receiving buffer in 500-byte portions until the final 14 bytes that remain are transferred to the fourth buffer.




Figure 11 Relationship between a Receive Descriptor and Receiving Buffer

2.1.8 Example of Setting Transmit Descriptors

Figure 12 shows an example (one frame/one descriptor) where three transmit descriptors and three areas of the transmission buffer are in use. In this case, a single frame is transmitted in response to a single request for transmission. The transmit descriptors are simplified in the figure, with only TD0 being shown. Numbers (1), (2), etc. in the figure indicate the sequence of execution.

The Settings are as follows.

1. Due to one-frame/one-descriptor operation, the TFP1 and TFP0 bits of all descriptors are set to B'11.
2. Bits TACT, TFE, and TFS26 to TFS0 of individual descriptors are all set to 0 as the initial value.
3. In the first and second descriptors, the TDLE bit is set to 0. The TDLE bit of the third descriptor is set to 1, so the E-DMAC reads the first descriptor on completion of processing of the third descriptor. Settings like this can be used to arrange descriptors in a ring structure.
4. Although the following settings have been left out of figure 12, the data length of the transmission buffer referred to by the respective descriptors is set in TDL, and the addresses where individual areas of the transmission buffer start are set in TBA.
5. Since only one frame is transmitted in response to each request in this example, only the TACT bit of the first descriptor is set to 1 for the first transmission. For the next transmission, only the TACT bit of the second descriptor is set to 1.




Figure 12 Relationship between Transmit Descriptors and Areas of Transmission Buffer

2.1.9 Example of Setting Receive Descriptors

Figure 13 shows an example where three receive descriptors and three areas of the receiving buffer are in use. Each area of the receiving buffer has a size of 1,520 bytes, and operation is of the one-frame/one-descriptor type. The receive descriptors are simplified in the figure, with only RD0 being shown. Numbers (1), (2), etc. in the figure indicate the sequence of execution.

The settings are as follows.

1. Bits RFP1, RFP0, RFE, and RFS26 to RFS0 of all descriptors are set to 0.
2. In the first and second descriptors, the RDLE bit is set to 0. The RDLE bit of the third descriptor is set to 1, so the E-DMAC reads the first descriptor on completion of processing of the third descriptor. Settings like this can be used to arrange descriptors in a ring structure.
3. Although the following settings for each of the descriptors have been left out of figure 13, prior to the start of reception, the RBL of RD1 is set for a size of each area of the receiving buffer, 1,520 bytes, and the RBA of RD2 is set to the address where the corresponding area of the receiving buffer starts.
4. To enable continuous reception, the RACT bit of each descriptor is set to 1.




Figure 13 Relationship between Receive Descriptors and Areas of Receiving Buffers

2.1.10 Procedure for Setting Modules Used (Transmission)

When the setting of the TE bit of the EtherC mode register (ECMR) is 1 and 1 is written to the transmit request (TR) bit in the E-DMAC transmit request register (EDTRR), the transmission section of the E-DMAC is activated. After a software reset of the EtherC and E-DMAC modules, the E-DMAC reads the descriptor indicated by the transmit descriptor list address register (TDLAR). If the setting of the TACT bit of that descriptor is 1 (active), the E-DMAC reads the frame of data for transmission in sequence from the first address for the transmission buffer as specified by TD2 of the transmit descriptor, and transfers it to the EtherC module.

The EtherC module creates a frame for transmission and starts transmitting it to the RMII. After DMA transfer equivalent to the buffer length specified in the descriptor, the value of the TFP bits determines further processing in the way described below.

- TFP = B'00 or B'10 (frame continuation):

Writing back to the descriptor (to write 0 to the TACT bit) proceeds after the DMA transfer. The TACT bit of the next descriptor is then read.

- TFP = B'01 or B'11 (frame end):

Writing back to the descriptor (to write 0 to the TACT bit or to write state information) proceeds after transmission of the frame is complete (writing of 0 or status to the TACT bit). The TACT bit of the next descriptor is then read.

If the TACT bit read from the next descriptor is 1, transmission of frames continues and the descriptor itself is read. If the TACT bit read from the next descriptor is 0 (inactive), the E-DMAC sets the TR bit in EDTRR to 0, and transmission ends. When 1 is written to the TR bit after its setting was 0, the transmission section of the E-DMAC is reactivated. In this case, however, the descriptor that is read will be that which follows the last descriptor to have been used in transmission.

Figure 14 shows an example of the flow of transmission (in the one-frame/one-descriptor and multiple-descriptor cases).




Figure 14 Example of the Flow of Transmission

2.1.11 Procedure for Setting Modules Used (Reception)

When the setting of the reception enable (RE) bit of the EtherC mode register (ECMR) is 1, and 1 is written to the receive request (RR) bit in the E-DMAC receive request register (EDRRR), the reception section of the E-DMAC is activated. After a software reset of the EtherC and E-DMAC modules, the E-DMAC reads the descriptor indicated by the receive descriptor list address register (RDLAR), and enters the reception-standby state if the setting of the RACT bit is 1 (active). If the EtherC module then receives a frame addressed to itself (the address of the frame allows for reception by the EtherC module), it stores the received data in the receive FIFO. If the setting of the RACT bit of the receive descriptor is 1, the received data are transferred to the receiving buffer specified by RD2 (if the setting of the RACT bit is 0 (inactive), the RR bit is cleared to 0 and E-DMAC operation for reception is halted). If the received frame contains more data than the buffer length given by RD1, the E-DMAC writes back to the descriptor when the buffer is full (to set RFP = B'10 or B'00), and then reads the next descriptor.

When reception of the frame is completed or is suspended because of any kind of error, the E-DMAC writes back to the current descriptor (to set RFP = B'11 or B'01). If continuous reception has been selected (i.e. cases where the setting of the receive enable control (RNC) bit in the receiving method control register (RMCR) is 1), the E-DMAC then reads the next descriptor and enters the reception-standby state if the setting of the RACT bit is 1. If continuous reception has not been selected (i.e. cases where the setting of the RNC bit in the RMCR is 0), the RR bit in EDRRR is cleared to 0 and E-DMAC operation for reception is halted. If the RR bit is again set to 1, the E-DMAC reads the descriptor which follows the last descriptor to have been used in reception, and then enters the reception-standby state.

Figure 15 shows an example of the flow of reception (in the one-frame/one-descriptor and continuous-reception cases).




Figure 15 Example of the Flow of Reception

2.1.12 Procedure for Setting Modules Used (In Case of Transmission and Reception)

This section describes an example of fundamental settings for transmission and reception of the Ethernet frames. Figures 16 and 17 show an example of flowchart for setting the Ethernet.




Figure 16 Example of Flowchart for Ethernet Setting (1)




Figure 17 Example of Flowchart for Ethernet Setting (2)

2.2 Operation of the Sample Program (in Transmission)

This sample program employs the EtherC and E-DMAC modules to transmit 10 frames to the host personal computer at the other end. In this sample program, there are four transmit descriptors, and four areas of the transmission buffer each with 1,520 bytes (one-frame/one-descriptor operation). The transmit descriptors are used in a ring structure. Completion of the transmission of a frame is indicated by the transmission complete interrupt (TCIP), and transmission of the next frame then proceeds.

Data of the Ethernet frame other than the preamble, start frame delimiter (SFD) and CRC must be provided as data for transmission. The MAC addresses of the source and destination for the transmission in the headers must be changed to the MAC addresses of the products in use. The EtherC module does not check the MAC address of the source.

2.3 Operation of the Sample Program (in Reception)

This sample program employs the EtherC and the E-DMAC modules to receive 10 Ethernet frames from the host personal computer at the other end. In this sample program, there are four receive descriptors, and four areas of the receiving buffer each with 1,520 bytes. The receive enable control (RNC) bit in the receiving method control register (RMCR) is set to 1 to enable continuous reception operations. Every time the function of reception is called, the RFE bit (bit 27 in the RD0) of the receive descriptor is checked, and if no errors are found (i.e. RFE = 0) the single frame of data in the receive buffer is copied to the user buffer. The corresponding descriptor is then initialized in readiness for its next round of reception. If an error is found (i.e. RFE = 1), data in the receiving buffer are not copied to the user buffer but the corresponding descriptor is initialized.

Additionally, data other than the preamble, SFD, and CRC in the Ethernet frame are transferred to the receiving buffer.

2.4 Operation of the Sample Program (in Transmission and Reception)

This sample program employs the EtherC and E-DMAC modules to perform two rounds of single-Ethernet-frame transmission to the host personal computer at the other end and single-Ethernet-frame reception from the host. Four transmit descriptors and four areas of the transmission buffer each with 1,520 bytes, and four receive descriptors and four areas of the receiving buffer each with 1,520 bytes, are prepared. Transmission operations are the same as were described under 2.2, Operation of the Sample Program (for Transmission), and receiving operations are the same as were described under 2.3, Operation of the Sample Program (for Reception).

2.5 Operating Environment of the Sample Program

Figure 18 shows operating environment of the sample program.




Figure 18 Operating Environment of the Sample Program

2.6 Ethernet Frame Format

Figure 19 shows a format of the Ethernet frame.




Figure 19 Ethernet Frame Format

2.7 Definition of Descriptors Used in the Sample Program

The E-DMAC does not use the padding area of a descriptor, this area is freely available to the user. In this sample program, this area is used to specify the address where the next descriptor starts, and this in conjunction with software is used to arrange the descriptors in a ring structure.

Figure 20 shows the definition of the transmit-descriptor structure in the sample program and an example of how the array of transmit descriptors is used. Figure 21 shows the definition of the receive-descriptor structure in the sample program and an example of how the array of receive descriptors is used.




Figure 20 Definition of Transmit Descriptor and Usage Example of Transmit Descriptor Array

Definition of structure
of the receive descriptor

```
typedef struct tag_edmac_recv_desc
{
    RD0 rd0;
    RD1 rd1;
    RD2 rd2;
    struct tag_edmac_recv_desc *pNext;
}EDMAC_RECV_DESC;
```




Figure 21 Definition of Receive Descriptor and Usage Example of Receive Descriptor Array

2.8 Sequence of Processing by the Sample Program

Figures 22 to 31 show flows of handling the sample program.





Figure 22 Flow of Handling in the Sample Program (1)

Function of Transmission and Reception
void sample_send_recv (void)



Function of Transmission
void sample_send (void)




Figure 23 Flow of Handling in the Sample Program (2)




Figure 24 Flow of Handling in the Sample Program (3)




Figure 25 Flow of Handling in the Sample Program (4)





Figure 26 Flow of Handling in the Sample Program (5)

Function for Interrupt Handling
void INT_EDMAC_EINT0 (void)



Function for Obtaining Result of Automatic Negotiation
int phy_autonego (void)





Figure 27 Flow of Handling in the Sample Program (6)

Function of Reading MII Registers

static unsigned short phy_reg_read (unsigned short reg_addr)



Function of Writing to MII Registers

static void phy_reg_write (unsigned short reg_addr, unsigned short data)




Figure 28 Flow of Handling in the Sample Program (7)




Figure 29 Flow of Handling in the Sample Program (8)





Figure 30 Flow of Handling in the Sample Program (9)

Function of One-Bit Output of 1
static void mii_write_1 (void)



Function of One-Bit Output of 0
static void mii_write_0 (void)




Figure 31 Flow of Handling in the Sample Program (10)

2.9 Notes on Sample Program

2.9.1 Notes on Wait Processing

The waiting time of this sample program is for reference. Furthermore, the code for the wait processing is written in the C language, so the waiting time will depend on the operating frequency and the compile option or the compiler version.

The waiting time must be evaluated to ensure that it suits the system in use.

The value set in this sample program is for the program on a system operating at 32 MHz.

1. Processing to Wait for Completion of Software Reset

The EtherC and E-DMAC units are within the scope of a software reset so access to the registers of all Ethernet-related modules is inhibited while the reset is in progress. Since access to the registers of all Ethernet-related modules must not proceed until the software reset is completed (which takes 64 cycles), the sample program produces a corresponding period of waiting. This wait processing is handled by the following code of the lan_reg_reset function in the "ether.c" file (the 194th to 197th lines). To change the waiting time, change the value set in the local variable "t."

The value set in this sample program is for the program on a system operating at 32 MHz. This setting provides an ample margin over the required specification for the H8S/2472.

```
/* ===== Wait for 64 cycles at φ (approx. 2 us@φ = 32 MHz) is required. =====
*/
while(--t) {
    /* wait */
}
```

2. Processing to Wait for Completion of PHY-LSI Reset

The phy_autonego function of this sample program resets the PHY-LSI. This wait processing is executed by the following code of the phy_autonego function in the "phy.c" file (the 130th to 136th lines). To change the length of the waiting time, change the values set in the local variables "t" and "i."

This waiting time also covers "4. Processing to Wait for Stabilization of System Operation" described below. If this waiting time is shortened, communications may fail despite automatic negotiation having succeeded. Evaluate this waiting time on the system in use.

```
/* ---- Wait ---- */
for(i=0;i<1000;i++) {
    t=0x27C0;
    while( --t) {           /* approx. 2.9-ms wait counting@32 MHz */
        ;
    }
}
```

3. Processing to Wait for Completion of Automatic Negotiation

This sample program uses the automatic negotiation function to select the communications method, performing wait processing until the automatic negotiation ends. This wait processing is handled by the following code of the phy_autonego function in the "phy.c" file (the 168th to 175th lines). To change this waiting time, change the local variables "t" and "i."

```
/* ===== Wait loop for end of automatic negotiation ===== */
for( i=0; i<500; i++) {

    /* ---- approx. 10-ms wait ---- */
    t=36000;
    while( --t) {           /* approx. 10-ms wait counting@32 MHz */
        ;
    }
}
```

4. Processing to Wait for Stabilization of System Operation

This sample program uses the automatic negotiation function to select the communications method. If the completion of automatic negotiation between the H8S/2472 and whatever is connected to the H8S/2472 takes a long time, communications may fail despite that automatic negotiation having succeeded.

If whatever is connected to the H8S/2472 is not ready to receive data despite the PHY in the H8S/2472 having succeeded in automatic negotiation, execute this wait processing on the H8S/2472 so that it waits until the connected device is ready to receive data.

The time that whatever is connected to the H8S/2472 takes to become ready to receive data depends on the system. Evaluate this waiting time for the system in use.

The waiting time to stabilize the operation of the system is covered in "2. Waiting Time of Completion of PHY-LSI Reset" described above.

To change this waiting time, enable the following code within the lan_open function in the "ether.c" file (the 139th to 143rd lines). Or, change the processing to wait until completion of PHY-LSI reset.

```
#if 0
    /* Delay to stabilize */
    /* Set the count according to the system */
    for( i = 0 ; i < 0x00100000 ; i++ );
#endif
```

5. Processing to Wait for Completion of Transmission

The function for transmission (the lan_send function) of this sample program uses the following code (the 392nd to 415th lines in the "ether.c" file) to confirm the completion of transmission.

```
/* ===== Confirmation of completion of data transmission ===== */
while(tx_flag0 == TX_FLAG_ON){ /* A flag indicating transmission in progress is
turned ON */

/* ===== approx. 10us wait ===== */
for(w=0;w<16;w++) {
;

}

/* ===== Workaround of Technical Update "TN-H8*-A429A/J" or "TN-H8*-A429A/E" ===== */
if(--t1ms) <= 0{
    t1ms = 100; /* */
    if(psenddesc0->td0.BIT.TACT == 0){
        tx_flag0 = TX_FLAG_OFF;
        break;
    }
    /* ===== Workaround of Technical Update "TN-H8*-A428A/J" or "TN-H8*-A428A/E" =====
*/
    else if(--t400ms) <= 0{
        return SEND_NG;
    }
    else{
        /* DO NOTHING */
    }
}
}

}
```

To confirm the completion of transmission, this sample program checks the global variable "tx_flag0" once per interval of waiting time described under the "for" statement. The variable "tx_flag0" indicates the state in terms of whether or not transmission is completed, and is updated by an interrupt function.

Confirming the completion of transmission includes a countermeasure against a malfunction of an IP module and timeout processing. For details on the malfunction, see technical updates TN-H8*-A429A/E and TN-H8*-A428A/E. To work around the malfunction of the IP module, the TACT bit is checked with the timing set by the local variable "t1ms." This timing is set as desired. Use the local variable t400ms to set the time for timeout of waiting for the completion of transmission. The time is based on the maximum times (maximum time to transmit a single frame of data and the maximum flow-control time) described in technical update TN-H8*-A428A/E.

Change the waiting times by changing the three local variables "w," "t1ms," and "t400ms."

These waiting times affect the performance in transmission. Evaluate the waiting times on the system in use.

2.9.2 Notes on Changing Values Set in FIFO Depth Register (FDR) and Transmit FIFO Threshold Register (TFTR)

As a workaround for a malfunction of an IP module in the H8S/2472, this sample program sets the depth of the FIFO depth register (FDR) to 2,048 bytes and puts the transmit FIFO threshold register (TFTR) in the store-and-forward mode.

If the FIFO depth register (FDR) and the transmit FIFO threshold register (TFTR) are set to values other than those in the sample program, the malfunction described in technical update TN-H8*-A428A/E may appear. Do not change the values from those set in this sample program.

Note that if the values in FDR and TFTR must be changed, working around the malfunction in accord with technical update TN-H8*-A428A/E.

2.9.3 Notes on Malfunctions in the IP Modules of the H8S/2472

The IP modules of the H8S/2472 have two malfunctions. For details, see technical updates TN-H8*-A429A/E and TNH8*-A428A/E.

This sample program deals with the malfunctions as described in note 5 "Processing to Wait for Completion of Transmission" of section 2.9.1, "Notes on Wait Processing," and section 2.9.2, "Notes on Changing Values Set in FIFO Depth Register (FDR) and Transmit FIFO Threshold Register (TFTR)."

3. Listing of Sample Program

3.1 Sample Program Listing: "LAN_2472.c"

```

1  ****
2  * DISCLAIMER
3
4  * This software is supplied by Renesas Electronics Corporation and is only
5  * intended for use with Renesas products. No other uses are authorized.
6
7  * This software is owned by Renesas Electronics Corporation and is protected under
8  * all applicable laws, including copyright laws.
9
10 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 * REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 * INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 * PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14 * DISCLAIMED.
15
16 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 * FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 * AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21
22 * Renesas reserves the right, without notice, to make changes to this
23 * software and to discontinue the availability of this software.
24 * By using this software, you agree to the additional terms and
25 * conditions found by accessing the following link:
26 * http://www.renesas.com/disclaimer
27 ****
28 * Copyright (C) 2010 Renesas Electronics Corporation. All rights reserved.
29 ****
30 * File Name      : LAN_2472.c
31 * Version       : 1.01
32 * Device(s)    : H8S/2472
33 * Tool-Chain   : HEW, H8S,H8/300 Standard Toolchain (V.6.2.2.0)
34 * OS           : None
35 * H/W Platform : ROK402472D000BR,ROK402472D001BR,ROK402472D002BR
36 * Description   : Main Program
37 * Operation     :
38 * Limitations  : None
39 ****
40 * History : DD.MM.YYYY Version Description
41 *          : 18.10.2007 1.00    First Release
42 *          : 26.04.2010 1.01    Modification of test program
43 *****/
44
45
46 ****
47 Includes <System Includes> , "Project Includes"
48 ****
49 #include <machine.h>
50 #include "ether\iodefine2472.h"
51 #include "ether\ether.h"
52
53 ****
54 Typedef definitions
55 ****
56
57 ****
58 Macro definitions
59 ****/

```

```

60
61 /*****
62 Imported global variables and functions (from other files)
63 *****/
64
65 /*****
66 Exported global variables and functions (to be accessed by other files)
67 *****/
68
69 /*****
70 Private global variables and functions
71 *****/
72 #ifdef __cplusplus
73 extern "C" {
74 void abort(void);
75 #endif
76 void main(void);
77 #ifdef __cplusplus
78 }
79 #endif
80
81 static unsigned char frame[] =
82 {
83     /* MAC header */
84     0x00, 0x0e, 0x35, 0x18, 0x34, 0xfa,    /* Destination MAC Address(00-0E-35-18-34-FA) */
85     0x00, 0x11, 0x25, 0xbc, 0xfd, 0xa,      /* Source MAC Address(00-11-25-BC-FD-0A) */
86     0x08, 0x00,                                /* Type(IP) */
87     /* IP header */
88     0x45, 0x00, 0x00, 0x2e,                  /* Version(IPv4), IHL(20byte), TOS, Total Leneght(46byte), */
89     0x02, 0xff, 0x00, 0x00,                  /* Identification, Flags, Fragment Offset */
90     0x80, 0x01, 0x43, 0x67,                  /* TTL, Protocol(ICMP), Header Checksum */
91     0xac, 0x1e, 0x4e, 0x24,                  /* Source Address(172.30.78.36) */
92     0xac, 0x1e, 0x4e, 0x22,                  /* Destination Address(172.30.78.34) */
93     /* ICMP header(Echo request) */
94     0x08, 0x00, 0xb1, 0xff,                  /* Type, Code, Checksum */
95     0x02, 0x00, 0x04, 0x00,                  /* Identifier, Sequence Number */
96     /* Data */
97     0x40, 0x00, 0x00, 0x00, 0x00, 0x00,
98     0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
99     0x00, 0x00, 0x00, 0x00, 0x00
100 };
101
102 /* === Declaration of global variables === */
103 unsigned char user_buffer[10][1520];
104 unsigned short receive_size[10];
105
106
107 /***FUNC COMMENT***/
108 * Outline      : Sample program "main"
109 *-----
110 * Declaration : void sample_send_recv(void)
111 *-----
112 * Description : Two rounds of transmitting one frame and receiving one frame proceed.
113 *-----
114 * Argument      : None
115 *-----
116 * Return Value   : None
117 *-----
118 * Note          :
119 ***/FUNC COMMENT END*/
120 void sample_send_recv(void)
121 {
122     OPEN_STATUS      openssts;
123     SEND_STATUS      sendsts;

```

```

124     CLOSE_STATUS closessts;
125
126     static int i = 10;
127
128     /* ===== Initialization of the EtherC/E-DMAC, PHY, and buffer memory ===== */
129     opensts = lan_open();      /* ch0 is selected */
130
131     /* ===== Transmission if open ===== */
132     if(opensts == OPEN_OK){
133         /* ===== Packet transmission ===== */
134         for(i=0;i<2;i++){
135             sendsts = lan_send(frame,sizeof(frame));
136             if(sendsts == SEND_NG){ /* Transmission error */
137                 break;
138             }
139             receive_size[i] = lan_recv(&user_buffer[i][0]);
140         }
141     }
142
143     /* ===== LAN close ===== */
144     closessts = lan_close();
145     if(closessts == CLOSE_NG){
146         ; /* waiting */
147     }
148 }
149
150 /***FUNC COMMENT***** */
151 * Outline      : Sample program "main"
152 *-----
153 * Declaration : void sample_main(void)
154 *-----
155 * Description : 10 frames are transmitted from the Ethernet.
156 *-----
157 * Argument      : None
158 *-----
159 * Return Value  : None
160 *-----
161 * Note          :
162 /***FUNC COMMENT END***** */
163 void sample_send(void)
164 {
165     OPEN_STATUS      opensts;
166     SEND_STATUS      sendsts;
167     CLOSE_STATUS     closessts;
168
169     int i = 10;
170
171     /* ===== Initialization of the EtherC/E-DMAC, PHY, and buffer memory ===== */
172     opensts = lan_open();      /* ch0 is selected */
173
174     /* ===== Transmission if open ===== */
175     if(opensts == OPEN_OK){
176
177         /* ===== Packet transmission ===== */
178         for(i=0;i<10;i++){
179             sendsts = lan_send(frame,sizeof(frame));
180             if(sendsts == SEND_NG){ /* Transmission error */
181                 break;
182             }
183         }
184     }
185
186     /* ===== LAN close ===== */
187     closessts = lan_close();

```

```

188     while(closests == CLOSE_NG) {
189         ; /* waiting */
190     }
191 }
192
193 /*"FUNC COMMENT"*****
194 * Outline      : Sample program "main"
195 *-----
196 * Declaration : void sample_recv(void)
197 *-----
198 * Description : 10 frames are received from the Ethernet.
199 *-----
200 * Argument      : None
201 *-----
202 * Return Value  : None
203 *-----
204 * Note          :
205 *"FUNC COMMENT END"*****
206 void sample_recv(void)
207 {
208     OPEN_STATUS      opensts;
209     CLOSE_STATUS     closests;
210
211     int i;
212
213     /* ===== Initialization of the EtherC/E-DMAC, PHY, and buffer memory ===== */
214     opensts = lan_open();           /* Ch0 is selected */
215
216     /* ===== Reception if open ===== */
217     if(opensts == OPEN_OK){
218
219         /* ===== Packet reception ===== */
220         for(i=0;i<10;i++){
221             receive_size[i] = lan_recv(&user_buffer[i][0]);
222         }
223     }
224
225     /* ===== LAN close ===== */
226     closests = lan_close();
227     while(closests == CLOSE_NG){
228         ; /* waiting */
229     }
230 }
231
232
233 void main(void)
234 {
235     int i;
236     unsigned char dummy;
237
238     i = 0;
239
240     dummy = SYSTEM.MDCR.BYTE;
241     SYSTEM.SUBMSTPBH.BIT.EtherC = 0;
242     SYSTEM.SUBMSTPBH.BIT.EDMAC = 0;
243     SYSTEM.MDCR.BIT.EXPE = 0;    // 0: Single-chip mode  1: Extended mode
244     SYSTEM.SYSCR.BIT.INTM = 1;    // Interrupt control mode1
245
246     set_imask_exr(0);
247     and_ccr(0x3F); // Interrupt level 0
248
249     switch(i){
250         case 0:
251             sample_send_recv();

```

```
252         while(1);
253         break;
254     case 1:
255         sample_send();
256         while(1);
257         break;
258     case 2:
259         sample_recv();
260         while(1);
261         break;
262     default:
263         break;
264     }
265 }
266
267
268 #ifdef __cplusplus
269 void abort(void)
270 {
271
272 }
273#endif
```

3.2 Sample Program Listing: "ether.c"

```

1  /*****
2   * DISCLAIMER
3
4   * This software is supplied by Renesas Electronics Corporation and is only
5   * intended for use with Renesas products. No other uses are authorized.
6
7   * This software is owned by Renesas Electronics Corporation and is protected under
8   * all applicable laws, including copyright laws.
9
10  * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11  * REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12  * INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13  * PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14  * DISCLAIMED.
15
16  * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17  * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18  * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19  * FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20  * AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21
22  * Renesas reserves the right, without notice, to make changes to this
23  * software and to discontinue the availability of this software.
24  * By using this software, you agree to the additional terms and
25  * conditions found by accessing the following link:
26  * http://www.renesas.com/disclaimer
27  *****/
28  * Copyright (C) 2010 Renesas Electronics Corporation. All rights reserved.
29  *****/
30  * File Name    : ether.c
31  * Version     : 1.02
32  * Device(s)   : H8S/2472
33  * Tool-Chain   : HEW, H8S,H8/300 Standard Toolchain (V.6.2.2.0)
34  * OS          : None
35  * H/W Platform : ROK402472D000BR,ROK402472D001BR,ROK402472D002BR
36  * Description  : Ethernet transmission processing
37  * Limitations : None
38  *****/
39  * History : DD.MM.YYYY Version Description
40  *          : 15.05.2007 1.00    First Release
41  *          : 19.04.2010 1.01    Bug fix of reception
42  *          : 29.07.2010 1.02    Modification of wait counter
43  *          :                  Modification of send complete check
44  *****/
45
46
47  *****/
48  Includes <System Includes> , "Project Includes"
49  *****/
50 #include <machine.h>
51 #include <string.h>
52 #include "iodefine2472.h"
53 #include "ether.h"
54 #include "phy.h"
55
56  *****/
57 Typedef definitions
58  *****/
59
60  *****/
61 Macro definitions
62  *****/

```

```

63 // #define ETHER_LOOP_BACK
64
65 /***** Imported global variables and functions (from other files) *****/
66 Imported global variables and functions (from other files)
67 *****/
68
69 /***** Exported global variables and functions (to be accessed by other files) *****/
70 Exported global variables and functions (to be accessed by other files)
71 *****/
72
73 /***** Private global variables and functions *****/
74 Private global variables and functions
75 *****/
76 /* === Declaration of prototype === */
77 static void lan_reg_reset(void);
78 static void lan_reg_set(int link);
79 static void lan_desc_create(void);
80
81 /* === Declaration of variables === */
82 volatile static int tx_flag0;
83 static volatile EDMAC_SEND_DESC *psenddesc0;
84 static volatile EDMAC_RECV_DESC *precvdesc0;
85
86 /* Since descriptors need to be placed on 16-byte boundaries,
87 a section on a 16-byte boundary is reserved for the descriptors. */
88 #pragma section TXRXBUFFDESC
89 static TXRX_BUFFER_SET buffer0;
90 static TXRX_DESCRIPTOR_SET descriptor0;
91 #pragma section
92
93 /**"FUNC COMMENT"*****
94 * Outline : LAN Open Functions
95 *-----
96 * Declaration : int lan_open(void)
97 *-----
98 * Description : The E-DMAC, EtherC, transmit/receive descriptors, and memory
99 *                 for the transmission/receiving buffers are initialized.
100 *                 : The result of automatic negotiation by PHY-LSI is obtained,
101 *                 and an error is returned if automatic negotiation is failed.
102 *-----
103 * Argument : None
104 *-----
105 * Return Values : 0(OPEN_OK) : Success in opening
106 *                  : -1(OPEN_NG) : Failure in opening
107 *-----
108 * Note :
109 *""FUNC COMMENT END"*****/
110 int lan_open(void)
111 {
112     unsigned int physts;
113     // volatile unsigned long i;
114
115     /* === Reset of the EtherC/E-DMAC === */
116     lan_reg_reset();
117
118     /* === Initialization of transmit/receive descriptors === */
119     lan_desc_create();
120
121 #ifdef ETHER_LOOP_BACK
122     MAC0.ECMR.BIT.ILB =1;
123     physts = FULL_TX;
124 #else
125     /* === Obtaining result of automatic negotiation by PHY-LSI === */
126     physts = phy_autonego();

```

```

127 #endif
128
129     /* ===== In case of success in automatic negotiation ===== */
130     if(physts != NEGO_FAIL){
131
132         /* ===== Setting of EtherC/E-DMAC registers ===== */
133         lan_reg_set(physts);
134     }
135     else{
136         return OPEN_NG;
137     }
138
139 #if 0
140     /* Delay to stabilize */
141     /* Set the count according to the system */
142     for( i = 0 ; i < 0x00100000 ; i++ );
143 #endif
144
145     return OPEN_OK;
146 }
147
148
149 /***FUNC COMMENT*****
150 * Module Outline : LAN Close Function
151 *-----
152 * Declaration      : int lan_close(void)
153 *-----
154 * Description       : The Ether function is halted, and transmission and reception are prohibited.
155 *-----
156 * Argument          : void
157 *-----
158 * Return Value      : 0(CLOSE_OK) : Success in closing
159 *                      : -1(CLOSE_NG) : Failure in closing
160 *-----
161 * Note              :
162 ***/FUNC COMMENT END*****
163 int lan_close(void)
164 {
165     /* ===== Reset of registers related to the EtherC and E-DMAC ===== */
166     lan_reg_reset();
167
168     /* ===== Setting of the interrupt control register (ICRD5) ===== */
169     INT.ICRD.BIT.ICRD5 = 0;
170
171     return CLOSE_OK;
172 }
173
174 /***FUNC COMMENT*****
175 * Outline      : EtherC/E-DMAC Reset Function
176 *-----
177 * Declaration : static void lan_reg_reset(void)
178 *-----
179 * Description : Software of the E-DMAC and EtherC is reset.
180 *-----
181 * Argument      : None
182 *-----
183 * Return Value  : None
184 *-----
185 * Note          : -
186 ***/FUNC COMMENT END*****
187 static void lan_reg_reset(void)
188 {
189     volatile int t = 10; /* For approx. 3-us wait @32 MHz */
190

```

```

191     /* ===== Setting of the E-DMAC mode register (EDMR) ===== */
192     EDMAC0.EDMR.BIT.SWR =1;
193
194     /* ===== Wait for 64 cycles at φ (approx. 2 us@φ = 32 MHz) is required. ===== */
195     while(--t){
196         /* wait */
197     }
198 }
199
200 /****FUNC COMMENT***** */
201 * Outline      : Initialization of the EtherC/E-DMAC Registers
202 *-----
203 * Declaration : static void lan_reg_set(int link)
204 *-----
205 * Description : Registers of the E-DMAC and EtherC are set so that
206 *                 transmission and receiving operations are allowed.
207 *                 : Settings for reception have been made but receiving
208 *                 operations are not initiated.
209 *                 : The initial value of TSU_FWSLC is changed so that signals
210 *                 from pins CAMSEN0 and CAMSEN1 are not referred to during
211 *                 receiving operations.
212 *-----
213 * Argument      : int link: I : Result of automatic negotiation by PHY
214 *                 : HALF_10M(1), FULL_10M(2), HALF_TX(3), FULL_TX(4)
215 *-----
216 * Return Value  : None
217 *-----
218 * Note          : This function is based on the assumption that an external
219 *                 CAM is not used.
220 ****FUNC COMMENT END***** */
221 static void lan_reg_set(int link)
222 {
223     /* ===== Clear of the EtherC status register (ECSR) ===== */
224     MAC0.ECSR.LONG = 0x00000007; /* Clear of 1 write */
225
226     /* ===== Clear of the EtherC/E-DMAC status register (EESR) ===== */
227     EDMAC0.EESR.LONG = 0x47FF0F9F; /* Clear of 1 write */
228
229     /* ===== Setting of the transmit descriptor list address register (TDLAR) ===== */
230     EDMAC0.TDLAR = descriptor0.send_desc;
231
232     /* ===== Setting of the receive descriptor list address register (RDLAR) ===== */
233     EDMAC0.RDLAR = descriptor0.recv_desc;
234
235     /* ===== Setting of the transmit/receive status copy enable register (TRSCER) ===== */
236     EDMAC0.TRSCER.LONG = 0x00000000;
237
238     /* ===== Setting of the transmit FIFO threshold register (TFTR) ===== */
239     EDMAC0.TFTR.LONG = 0x00000000; /* Store and forward mode */
240
241     /* ===== Setting of the FIFO depth register (FDR) ===== */
242     EDMAC0.FDR.LONG = 0x00000707; /* Capacity of transmit/receive FIFO is set to 2 KB. */
243
244     /* ===== Setting of the receiving method control register (RMCR) ===== */
245     EDMAC0.RMCR.BIT.RNC = 0x1; /* Continuous reception */
246
247     /* ===== Setting of the MAC address high register/MAC address low register (MAHR, MALR) ===== */
248     MAC0.MAHR.LONG = MAC_ADDRESS_HIGH0;
249     MAC0.MALR.LONG = MAC_ADDRESS_LOW0;
250
251     /* ===== Setting of the interrupt control register (ICRD5) ===== */
252     INT.ICRD.BIT.ICRD5 = 1;
253
254     /* ===== Setting of the EtherC interrupt permission register (ECSIPR) ===== */

```

```

255     MAC0.ECSIPR.LONG = 0x0000; /* All disabled (change of LINK signals,
256                                     Magic Packet detection,
257                                     illegal carrier detection) */
258
259     /* ===== Setting of the EtherC/E-DMAC status interrupt permission register (EESIPR) ===== */
260     EDMAC0.EESIPR.LONG = 0x073c039f; /* Transmission/reception related sources are only enabled.
261 */
262 //    EDMAC0.EESIPR.LONG = 0x04380300; /* Transmission related sources are only enabled. */
263 //    EDMAC0.EESIPR.LONG = 0x0304009f; /* Reception related sources are only enabled. */
264 //                                     /* However, receive descriptor empty interrupt and receive
265 FIFO overflow bits are excluded */
266
267     /* ===== Setting of the EtherC mode register (ECMR) ===== */
268     if(link == FULL_TX || link == FULL_10M){
269         MAC0.ECMR.BIT.DM =1; /* Full-duplex transfer */
270     }
271     else {
272         MAC0.ECMR.BIT.DM =0; /* Half-duplex transfer */
273     }
274
275     if(link == FULL_TX || link == HALF_TX){
276         EDMAC0.ECBRR.BIT.RTM =1; /* 100Mbps */
277     }
278     else {
279         EDMAC0.ECBRR.BIT.RTM =0; /* 10Mbps */
280     }
281
282     MAC0.ECMR.BIT.RE = 1; /* Reception enabled */
283     MAC0.ECMR.BIT.TE = 1; /* Transmission enabled */
284
285     /* ===== Setting of the E-DMAC receive request register (EDRRR) ===== */
286     EDMAC0.EDRRR.LONG = 0x00000001; /* The E-DMAC is ready to receive. */
287 }
288
289 /****FUNC COMMENT***** */
290 * Outline      : Initialization of Transmit/Receive Descriptors
291 *-----*
292 * Declaration : static void lan_desc_create(void)
293 *-----*
294 * Description : Transmit/receive descriptors and transmission/receiving
295 *                 buffers are initialized.
296 *                 : Descriptors are arranged in a ring structure.
297 *-----*
298 * Argument      : None
299 *-----*
300 * Return Value   : None
301 *-----*
302 * Note          : The TACT and TDL bits are set to 0 for initialization.
303 *                 These bits are set by the lan_send function.
304 /****FUNC COMMENT END***** */
305 static void lan_desc_create(void)
306 {
307     int i;
308     EDMAC_SEND_DESC *psnd;
309     EDMAC_RECV_DESC *prcv;
310
311     /* ===== Clear of transmit/receive descriptors to 0 ===== */
312     memset(&descriptor0,0x0,sizeof(descriptor0));
313
314     /* ===== Initialization of transmit descriptors ===== */
315     psnd = descriptor0.send_desc;
316     for(i = 0; i<NUM_OF_TX_DESCRIPTOR ;i++){
317         psnd->td2.TBA = &buffer0.send_buf[i][0];
318         psnd->td0.BIT.TFP =0x3; /* 1 frame/1 descriptor */

```

```

319     psnd->pNext = psnd +1;
320     psnd++;
321 }
322 psnd--;
323 psnd->td0.BIT.TDLE = 1;
324 psnd->pNext = descriptor0.send_desc;
325
326 /* ===== Initialization of receive descriptors ===== */
327 prcv = descriptor0.recv_desc;
328 for(i = 0; i<NUM_OF_RX_DESCRIPTOR ;i++){
329     prcv->rd0.BIT.RACT =0x1; /* Restore the descriptor to the state where reception is possible
330 */
331     prcv->rd1.RBL = 0x05f0;
332     prcv->rd2.RBA = &buffer0.recv_buf[i][0];
333     prcv->pNext = prcv +1;
334     prcv++;
335 }
336 prcv--;
337 prcv->rd0.BIT.RDLE = 1;
338 prcv->pNext = descriptor0.recv_desc;
339
340 /* ===== Clear of transmission and receiving buffers to 0 ===== */
341 memset(&buffer0,0x0,sizeof(buffer0));
342
343 /* ===== Initialization of pointers to transmit & receive descriptors ===== */
344 psenddesc0 = descriptor0.send_desc;
345 precvdesc0 = descriptor0.recv_desc;
346
347 }
348
349 /**"FUNC COMMENT"*****
350 * Outline      : Ethernet Frame Transmission Function
351 *-----
352 * Declaration   : int lan_send(unsigned char *addr, int flen)
353 *-----
354 * Description    : Data specified by the arguments are copied to the transmission buffer.
355 *                   : Transmit descriptors are set and transmission operation is initiated.
356 *                   : A flag indicating "transmission in progress" is checked.
357 *                   : If the flag is OFF, transmission is judged to have been completed.
358 *-----
359 * Argument       : unsigned char *addr : I : Start address of the Ethernet frame for
360 *                   : transmission
361 *                   : int flen : I : Frame size (number of bytes)
362 *-----
363 * Return value   : 0(SEND_OK) : Success in transmission
364 *                   : -1(SEND_NG) : Failure in transmission
365 *-----
366 * Note          :
367 **"FUNC COMMENT END"*****
368 int lan_send(unsigned char *addr, int flen)
369 {
370     volatile int     w;
371     volatile int t1ms = 100; /* approx. 1-ms counter */
372     volatile int t400ms = 400; /* approx. 400-ms counter */
373     int           value;
374
375     /* ===== Wait until the TACT bit of the transmit descriptor becomes 0 ===== */
376     while(psenddesc0->td0.BIT.TACT == 1){
377         /* wait */
378     }
379
380     /* ===== Turn ON the flag to indicate transmission in progress. ===== */
381     tx_flag0 = TX_FLAG_ON;
382

```

```

383     /* ===== Copy data for transmission indicated by arguments to the transmission buffer ===== */
384     memcpy(psenddesc0->td2.TBA,addr,flen);
385
386     /* ===== Setting of transmit descriptors===== */
387     psenddesc0->td1.TDL =flen;
388     psenddesc0->td0.BIT.TACT = 1;
389
390     /* ===== Initiating transmission ===== */
391     if(EDMAC0.EDTRR.BIT.TR == 0){
392         EDMAC0.EDTRR.BIT.TR = 1;
393     }
394
395     /* ===== Confirmation of completion of data transmission ===== */
396     while(tx_flag0 == TX_FLAG_ON){ /* A flag indicating transmission in progress is turned ON
397     */
398
399     /* ===== approx. 10us wait ===== */
400     for(w=0;w<16;w++) {
401         ;
402     }
403
404     /* ===== Workaround of Technical Update "TN-H8*-A429A/J" or "TN-H8*-A429A/E" ===== */
405     if(--t1ms) <= 0{
406         t1ms = 100; /* */
407         if(psenddesc0->td0.BIT.TACT == 0){
408             tx_flag0 = TX_FLAG_OFF;
409             break;
410         }
411         /* ===== Workaround of Technical Update "TN-H8*-A428A/J" or "TN-H8*-A428A/E" ===== */
412         else if(--t400ms) <= 0{
413             return SEND_NG;
414         }
415         else{
416             /* DO NOTHING */
417         }
418     }
419 }
420
421     /* ===== Setting of transmit descriptors===== */
422     psenddesc0 = psenddesc0->pNext; /* Update to a pointer for descriptor management */
423
424     return SEND_OK;
425 }
426
427 /****FUNC COMMENT***** */
428 * Outline      : Ethernet Frame Reception Function
429 *-----
430 * Declaration   : int lan_recv(unsigned char *addr)
431 *-----
432 * Description    : Ethernet frame of one frame is only received.
433 *                   : If there are no errors in the received frame, data are copied
434 *                   to the user buffer specified by an argument.
435 *-----
436 * Argument       : unsigned char *addr : 0 : Start address to which the received
437 *                   Ethernet frame is copied
438 *-----
439 * Return Value   : Number of bytes of the received frame : In case that receiving
440 *                   operation is succeeded
441 *-----
442 * Note          :
443 ****FUNC COMMENT END***** */
444 int lan_recv(unsigned char *addr)
445 {
446     int ret;

```

```

447
448     do {
449         ret = lan_recv_ex(addr);
450     } while (ret < 0);
451
452     return ret;
453 }
454
455
456 /****FUNC COMMENT***** */
457 * Outline      : Ethernet Frame Reception Function
458 *-----
459 * Declaration   : int lan_recv_ex(unsigned char *addr)
460 *-----
461 * Description   : Ethernet frame of one frame is only received.
462 *                  : If there are no errors in the received frame, data are copied
463 *                  : to the user buffer specified by an argument.
464 *-----
465 * Argument      : unsigned char *addr : 0 : Start address to which the received
466 *                  : Ethernet frame is copied
467 *-----
468 * Return Value   : Number of bytes of the received frame : In case that receiving
469 *                  : operation is succeeded
470 *                  : -1 : No receive data
471 *-----
472 * Note          :
473 /****FUNC COMMENT END***** */
474 int lan_recv_ex(unsigned char *addr)
475 {
476     int i;
477     int dsize = 0; /* Number of received data bytes */
478
479     /* === Check whether receive data remains === */
480     if(precvdesc0->rd0.BIT.RACT == 0x1)
481     { /* No receive data */
482         return -1;
483     }
484     else if(precvdesc0->rd0.BIT.RACT == 0x0)
485     { /* Receive data remains */
486
487         /* === Confirmation of received frame error === */
488         if(precvdesc0->rd0.BIT.RFE == 0)
489             { /* Case where no received frame errors occur */
490                 memcpy(addr,precvdesc0->rd2.RBA,precvdesc0->rd1.RDL);
491                 dsize = precvdesc0->rd1.RDL;
492             }
493
494         /* === Initialization of receive descriptors === */
495         precvdesc0->rd0.LONG &= 0x40000000; /* Bits other than RDLE are cleared to 0 */
496         precvdesc0->rd0.BIT.RACT =0x1; /* Restore the descriptor to the state where reception is
497 possible */
498         precvdesc0->rd1.RDL = 0x0000;
499         precvdesc0 = precvdesc0->pNext;
500
501         /* === Initiating data reception === */
502         if(EDMAC0.EDRRR.BIT.RR == 0)
503         {
504             EDMAC0.EDRRR.BIT.RR = 1;
505         }
506
507         return dsize;
508     }
509 }
510

```

```
511  /****"FUNC COMMENT"*****  
512  * Outline      : Interrupt Handling for Completion of E-DMAC Transmission (ch0)  
513  *-----  
514  * Declaration   : void INT_EDMAC_EINT0(void)  
515  *-----  
516  * Description    : Interrupt handling for completion of transmission and  
517  *                  : reception of frames When transmission of frames is completed,  
518  *                  : the flag to indicate transmission in progress is turned OFF.  
519  *-----  
520  * Argument       : None  
521  *-----  
522  * Return Value   : None  
523  *-----  
524  * Note           :  
525  *""FUNC COMMENT END""*****  
526  #pragma section IntPRG  
527  _interrupt(vect=119) void INT_EDMAC_EINT0(void)  
528  {  
529      unsigned long status;  
530  
531      /* ===== Reading of interrupt status ===== */  
532      status = EDMAC0.EESR.LONG & EDMAC0.EESIPR.LONG;  
533  
534      /* ===== Clear of interrupt sources ===== */  
535      EDMAC0.EESR.LONG = status; /* Clear of 1 write */  
536  
537      /* ===== At the time frame transmission has been completed ===== */  
538      if(status & FRAME_TRANSMIT_COMPLETE){  
539          tx_flag0 = TX_FLAG_OFF;  
540      }  
541  }  
542  #pragma section  
543  /* End of File */
```

3.3 Sample Program Listing: "ether.h"

```

1  /*****
2   * DISCLAIMER
3   * Please refer to http://www.renesas.com/disclaimer
4   ****
5   Copyright (C) 2010 Renesas Electronics Corporation. All rights reserved.
6   ****
7   * File Name      : ether.h
8   * Version        : 1.01
9   * Device(s)     : H8S/2472
10  * Tool-Chain    : HEW, H8S,H8/300 Standard Toolchain (V.6.2.2.0)
11  * OS            : None
12  * H/W Platform  : ROK402472D000BR,ROK402472D001BR,ROK402472D002BR
13  * Description   : This is a sample program for setting the transmit/receive
14  *                  descriptors and transmission/receiving buffers.
15  * Limitations   : None
16  ****
17  * History       : DD.MM.YYYY Version Description
18  *                 : 19.02.2007 1.00      First Release
19  *                 : 19.04.2010 1.01      Unnecessary code deleted
20  *****/
21
22 #ifndef ETHER_H
23 #define ETHER_H
24
25 /*****
26 Includes <System Includes> , "Project Includes"
27 *****/
28
29 /*****
30 Macro definitions
31 *****/
32 #define NUM_OF_TX_DESCRIPTOR      4      /* Number of descriptors for data transmission */
33 #define NUM_OF_RX_DESCRIPTOR      4      /* Number of descriptors for data reception */
34 #define SIZE_OF_TX_BUFFER         1520   /* Transmission buffer size must be an integer
35 multiple of 16 bytes. */
36 #define SIZE_OF_RX_BUFFER         1520   /* Receiving buffer size must be integer multiple
37 of 16 bytes. */
38 #define MAC_ADDRESS_HIGH0 0x001125bc /* In case that the MAC address is 00-11-25-bc-fd-
39 0a (hexadecimal) */
40 #define MAC_ADDRESS_LOW0 0x0000fd0a
41 #define TX_FLAG_ON 1
42 #define TX_FLAG_OFF 0
43 #define FRAME_TRANSMIT_COMPLETE 0x00200000
44
45 /*****
46 Typedef definitions
47 *****/
48 /* === Definition of enumeration constant of return value for lan_open() === */
49 typedef enum{OPEN_OK= 0,OPEN_NG= -1}OPEN_STATUS;
50
51 /* === Definition of enumeration constant of return value for lan_send() === */
52 typedef enum{SEND_OK = 0,SEND_NG =-1}SEND_STATUS;
53
54 /* === Definition of enumeration constant of return value for lan_close() === */
55 typedef enum{CLOSE_OK= 0,CLOSE_NG= -1}CLOSE_STATUS;
56
57 /* === Definition of structure of transmit descriptors === */
58 typedef union
59 {
60     unsigned long LONG;
61     struct{
62         unsigned int TACT:1;           /* Transmit descriptor active bit */

```

```

63     unsigned int    TDLE:1;          /* Transmit descriptor list end */
64     unsigned int    TFP:2;          /* Transmit frame position */
65     unsigned int    TFE:1;          /* Occurrence of the transmit frame error (refer to TFSx)
66     for error source.) */
67     unsigned int    reserved1:11;    /* Not in use */
68     unsigned int    reserved2:7;    /* Not in use */
69     unsigned int    TFS8:1;          /* Transmit abort */
70     unsigned int    reserved3:4;    /* Not in use */
71     unsigned int    TFS3:1;          /* Carrier not detected at the time of initiating data
72     transmission */
73     unsigned int    TFS2:1;          /* Detect loss of carrier during transmission */
74     unsigned int    TFS1:1;          /* Delayed collision detect */
75     unsigned int    TFS0:1;          /* Transmit retry over */
76     }BIT;
77 }TD0;
78 typedef struct
79 {
80     unsigned short   TDL;           /* Size of transmission buffer (number of bytes) */
81     unsigned short   reserved;
82 }TD1;
83 typedef struct
84 {
85     unsigned char    *TBA;          /* Address of transmission buffer */
86 }TD2;
87
88 typedef struct tag_edmac_send_desc
89 {
90     TD0      td0;
91     TD1      td1;
92     TD2      td2;
93     struct tag_edmac_send_desc    *pNext;
94 }EDMAC_SEND_DESC;
95
96 /* ===== Definition of structure of receive descriptors ===== */
97 typedef union
98 {
99     unsigned long LONG;
100    struct{
101        unsigned int    RACT:1;          /* Receive descriptor active */
102        unsigned int    RDLE:1;          /* Receive descriptor list end */
103        unsigned int    RFP:2;          /* Received frame position */
104        unsigned int    RFE:1;          /* Occurrence of received frame error (refer to TFSx for
105     error source.) */
106        unsigned int    reserved1:3;    /* Not in use */
107        unsigned int    reserved2:8;    /* Not in use */
108        unsigned int    reserved3:6;    /* Not in use */
109        unsigned int    RFS9:1;          /* Receive FIFO overflow */
110        unsigned int    RFS8:1;          /* Abort detection during data reception */
111        unsigned int    RFS7:1;          /* Multicast address frame received */
112        unsigned int    reserved4:2;    /* Not in use */
113        unsigned int    RFS4:1;          /* Fraction of bits for frame received error */
114        unsigned int    RFS3:1;          /* Receive too-long frame error */
115        unsigned int    RFS2:1;          /* Receive too-short frame error */
116        unsigned int    RFS1:1;          /* PHY-LSI receive error */
117        unsigned int    RFS0:1;          /* CRC error in received frame */
118     }BIT;
119 }RD0;
120 typedef struct
121 {
122     unsigned short   RBL;           /* Data length of receiving buffer (unit: bytes, specified
123     for 16-byte boundaries) */
124     unsigned short   RDL;           /* Length of received data (this is set when the last
125     frame is received.) */
126 }RD1;

```

```

127  typedef struct
128  {
129      unsigned char    *RBA;           /* Start address of receiving buffer, 16-byte boundary in
130      case of SDRAM */
131  }RD2;
132
133  typedef struct tag_edmac_recv_desc
134  {
135      RD0      rd0;
136      RD1      rd1;
137      RD2      rd2;
138      struct   tag_edmac_recv_desc  *pNext;
139  }EDMAC_RECV_DESC;
140
141  /* ===== Definition of structure of transmission and receiving buffers ===== */
142  typedef struct
143  {
144      /* Area of transmission buffers (this must be aligned with a 16-byte boundary.) */
145      unsigned char    send_buf[NUM_OF_TX_DESCRIPTOR][SIZE_OF_TX_BUFFER];
146
147      /* Area of receiving buffers (this must be aligned with a 16-byte boundary.) */
148      unsigned char    recv_buf[NUM_OF_RX_DESCRIPTOR][SIZE_OF_RX_BUFFER];
149  }TXRX_BUFFER_SET;
150
151  /* ===== Definition of structure of transmit and receive descriptors ===== */
152  typedef struct
153  {
154      /* Transmit descriptor (it must be aligned on 16-byte boundary.) */
155      EDMAC_SEND_DESC    send_desc[NUM_OF_TX_DESCRIPTOR];
156
157      /* Receive descriptor (it must be aligned on 16-byte boundary.) */
158      EDMAC_RECV_DESC    recv_desc[NUM_OF_RX_DESCRIPTOR];
159  }TXRX_DESCRIPTOR_SET;
160
161  /*****
162  Variable Externs
163  *****/
164
165  /*****
166  Functions Prototypes
167  *****/
168  int lan_open(void);
169  int lan_recv(unsigned char *addr);
170  int lan_recv_ex(unsigned char *addr);
171  int lan_send(unsigned char *addr, intflen);
172  int lan_close(void);
173
174
175
176
177
178  #endif /* ETHER_H */

```

3.4 Sample Program Listing: "phy.c"

```

1  ****
2  * DISCLAIMER
3
4  * This software is supplied by Renesas Electronics Corporation and is only
5  * intended for use with Renesas products. No other uses are authorized.
6
7  * This software is owned by Renesas Electronics Corporation and is protected under
8  * all applicable laws, including copyright laws.
9
10 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 * REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 * INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 * PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14 * DISCLAIMED.
15
16 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 * FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 * AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21
22 * Renesas reserves the right, without notice, to make changes to this
23 * software and to discontinue the availability of this software.
24 * By using this software, you agree to the additional terms and
25 * conditions found by accessing the following link:
26 * http://www.renesas.com/disclaimer
27 ****
28 * Copyright (C) 2010 Renesas Electronics Corporation. All rights reserved.
29 ****
30 * File Name      : phy.c
31 * Version       : 1.02
32 * Device(s)     : H8S/2472
33 * Tool-Chain    : HEW, H8S,H8/300 Standard Toolchain (V.6.2.2.0)
34 * OS            : None
35 * H/W Platform  : ROK402472D000BR,ROK402472D001BR,ROK402472D002BR
36 * Description   : Initialization Example of the PHY-LSI Automatic Negotiation Function
37 * Limitations   : None
38 ****
39 * History : DD.MM.YYYY Version Description
40 *          : 01.01.2009 1.00    First Release
41 *          : 19.04.2010 1.01    Unnecessary code deleted
42 *          : 29.07.2010 1.02    Modification of wait counter
43 ****/
44
45
46 ****
47 Includes <System Includes> , "Project Includes"
48 ****/
49 #include "iodefine2472.h"
50 #include "phy.h"
51
52 ****
53 Typedef definitions
54 ****/
55
56 ****
57 Macro definitions
58 ****/
59 #define NO_WAIT
60 //#undef NO_WAIT
61
62 //#define PHY_LOOP_BACK

```

```

63
64 /* The MII register of the PHY-LSI */
65 #define PHY_ADD 0x03c0
66 #define BASIC_MODE_CONTROL_REG PHY_ADD+(0x0000)
67 #define BASIC_MODE_STATUS_REG PHY_ADD+(0x0001)
68 #define PHY_IDENTIFIER1_REG PHY_ADD+(0x0002)
69 #define PHY_IDENTIFIER2_REG PHY_ADD+(0x0003)
70 #define AN_ADVERTISEMENT_REG PHY_ADD+(0x0004)
71 #define AN_LINK_PARTNER_ABILITY_REG PHY_ADD+(0x0005)
72 #define AN_EXPANSION_REG PHY_ADD+(0x0006)
73 /* For accessing the MII */
74 #define PHY_ST 1
75 #define PHY_WRITE 1
76 #define PHY_READ 2
77 #define PHY_ADDR0 1
78
79 /*****
80 Imported global variables and functions (from other files)
81 *****/
82
83 /*****
84 Exported global variables and functions (to be accessed by other files)
85 *****/
86
87 /*****
88 Private global variables and functions
89 *****/
90 static unsigned short phy_reg_read(unsigned short reg_addr);
91 static void phy_reg_write(unsigned short reg_addr, unsigned short data);
92 static void mii_preamble(void);
93 static void mii_cmd(unsigned short reg_addr, int option);
94 static void mii_reg_read(unsigned short *data);
95 static void mii_reg_write(unsigned short data);
96 static void mii_z(void);
97 static void mii_ta_10(void);
98 static void mii_write_1(void);
99 static void mii_write_0(void);
100
101 /**"FUNC COMMENT"*****
102 * Outline : Detection of Negotiation Result of the PHY Link
103 *-----
104 * Declaration : int phy_autonego(void);
105 *-----
106 * Description : Result of automatic negotiation is read and returned as a return value.
107 * : This function waits up to 5 seconds for automatic negotiation to end.
108 *-----
109 * Argument : None
110 *-----
111 * Return Value : 4(FULL_TX) :100 Mbps, full-duplex transfer
112 * : 3(HALF_TX) :100 Mbps, half-duplex transfer
113 * : 2(FULL_10M) :10 Mbps, full-duplex transfer
114 * : 1(HALF_10M) :10 Mbps, half-duplex transfer
115 * : 0(NEGO_FAIL) :Negotiation failed
116 *-----
117 * Notice :
118 **"FUNC COMMENT END"*****
119 int phy_autonego(void)
120 {
121     unsigned short data0,data1;
122     int link = NEGOTIATION_FAILED;
123     volatile int t;
124     int i;
125
126     data0 = phy_reg_read(BASIC_MODE_CONTROL_REG);

```

```

127     data0 = data0 | 0x8000;
128     phy_reg_write(BASIC_MODE_CONTROL_REG, data0);
129
130     /* ---- Wait ---- */
131     for(i=0;i<1000;i++){
132         t=0x27C0;
133         while( --t){           /* approx. 2.9-ms wait counting@32 MHz */
134             ;
135         }
136     }
137
138 #ifdef PHY_LOOP_BACK
139     data0 = phy_reg_read(BASIC_MODE_CONTROL_REG);
140     data0 = data0 & ~0x1000;
141     phy_reg_write(BASIC_MODE_CONTROL_REG, data0);
142     /* ---- approx. 10-ms wait ---- */
143     t=36000;
144     while( --t){           /* approx. 10-ms wait counting@32 MHz */
145         ;
146     }
147     data0 = phy_reg_read(BASIC_MODE_CONTROL_REG);
148     data0 = data0 | 0x4000;
149     phy_reg_write(BASIC_MODE_CONTROL_REG, data0);
150     /* ---- approx. 10-ms wait ---- */
151     t=36000;
152     while( --t){           /* approx. 10-ms wait counting@32 MHz */
153         ;
154     }
155     data0 = phy_reg_read(BASIC_MODE_CONTROL_REG);
156     data0 = data0 | 0x0100;
157     phy_reg_write(BASIC_MODE_CONTROL_REG, data0);
158     /* ---- approx. 10-ms wait ---- */
159     t=36000;
160     while( --t){           /* approx. 10-ms wait counting@32 MHz */
161         ;
162     }
163     data0 = phy_reg_read(BASIC_MODE_CONTROL_REG);
164     return FULL_TX;
165 //    return FULL_10M;
166 #endif
167
168     /* ===== Wait loop for end of automatic negotiation ===== */
169     for( i=0; i<500; i++){
170
171         /* ---- approx. 10-ms wait ---- */
172         t=36000;
173         while( --t){           /* approx. 10-ms wait counting@32 MHz */
174             ;
175         }
176         data0 = phy_reg_read(BASIC_MODE_STATUS_REG);
177         if(data0 & 0x0020){   /* Automatic negotiation is completed */
178
179             /* ---- Result of automatic negotiation is obtained. ---- */
180             data1 = phy_reg_read(AN_LINK_PARTNER_ABILITY_REG);
181                         /* Result of automatic negotiation AN_LINK_PARTNER_ABILITY_REG */
182                         /* If the device at the other end does not support automatic negotiation,
183                         parallel detection is performed, but the result is indicated in this
184                         register. */
185             /* ---- Judgment of result -> break at the end of negotiation. ---- */
186             if( data1&0x0100 ){
187                 link = FULL_TX;
188             }
189             else if( data1&0x0080 ){
190                 link = HALF_TX;

```

```

191         }
192         else if( data1&0x0040 ){
193             link = FULL_10M;
194         }
195         else if( data1&0x0020 ){
196             link = HALF_10M;
197         }
198         else{
199             link = NEGO_FAIL;
200         }
201         break;
202     }
203 }
204 return link;
205 }

206
207
208 /*"FUNC COMMENT"*****
209 * Outline      : Reading of All MII Registers in the PHY-LSI
210 *-----
211 * Declaration : static unsigned short phy_reg_read(unsigned short reg_addr)
212 *-----
213 * Description  : Values of all MII registers in the PHY-LSI are obtained.
214 *-----
215 * Argument      : unsigned short reg_addr : I : Address of the PHY-LSI register
216 *                   from which a value is read
217 *-----
218 * Return Value   : Obtained register values
219 *-----
220 * Notice        :
221 *"FUNC COMMENT END"*****
222 static unsigned short phy_reg_read(unsigned short reg_addr)
223 {
224     unsigned short data;
225
226     mii_preamble();
227     mii_cmd(reg_addr, PHY_READ);
228     mii_z();
229     mii_reg_read(&data);
230     mii_z();
231
232     return data;
233 }
234
235 /*"FUNC COMMENT"*****
236 * Outline      : Writing of All MII Registers in the PHY-LSI
237 *-----
238 * Declaration : static void phy_reg_write(unsigned short reg_addr, unsigned short data )
239 *-----
240 * Description  : Values are set in all MII registers in the PHY-LSI.
241 *-----
242 * Argument      : unsigned short reg_addr : I : The PHY-LSI register address
243 *                   to which values are written
244 *                   : unsigned short data : I : Values set in registers of the PHY-LSI
245 *-----
246 * Return Value   : None
247 *-----
248 * Notice        :
249 *"FUNC COMMENT END"*****
250 static void phy_reg_write(unsigned short reg_addr, unsigned short data)
251 {
252     mii_preamble();
253     mii_cmd(reg_addr, PHY_WRITE);
254     mii_ta_10();

```

```

255     mii_reg_write(data);
256     mii_z();
257
258 }
259
260 /*"FUNC COMMENT"*****
261 * Outline      : Preparation for Accessing All MII Registers in the PHY-LSI
262 *-----
263 * Declaration : static void mii_preamble(void)
264 *-----
265 * Description   : As advance preparation for access to PHY-LSI registers,
266 *                  : one of 32 bits is output to the MII block.
267 *-----
268 * Argument      : None
269 *-----
270 * Return Value  : None
271 *-----
272 * Notice       :
273 *"FUNC COMMENT END"*****
274 static void    mii_preamble(void)
275 {
276     short i;
277
278     i = 32;
279     while( i > 0 ) {
280         /* 1 is output to the MII (Media Independent Interface) block. */
281         mii_write_1();
282         i--;
283     }
284 }
285
286 /*"FUNC COMMENT"*****
287 * Outline      : Setting Modes of All MII Registers in the PHY-LSI
288 *-----
289 * Declaration : static void mii_cmd(unsigned short reg_addr, int option)
290 *-----
291 * Description  : R/W mode of all MII registers in the PHY-LSI is set.
292 *-----
293 * Argument      : unsigned short reg_addr : I : Register address of the PHY-LSI
294 *                  : int option : I : Specification of R/W mode
295 *-----
296 * Return Value  : None
297 *-----
298 * Notice       :
299 *"FUNC COMMENT END"*****
300 static void    mii_cmd(unsigned short reg_addr, int option)
301 {
302     int   i;
303     unsigned short data;
304
305     data = 0;
306     data |= (PHY_ST << 14);           /* ST code      */
307     if( option == PHY_READ ) {
308         data |= (PHY_READ << 12);    /* OP code(RD)  */
309     }
310     else {
311         data |= (PHY_WRITE << 12);   /* OP code(WT)  */
312     }
313
314     data |= (PHY_ADDR0 << 7);        /* PHY Address   */
315     data |= (reg_addr << 2);        /* Reg Address   */
316
317     for(i=14; i>0; i--){
318         if( (data & 0x8000) == 0 ) {

```

```

319         mii_write_0();
320     }
321     else {
322         mii_write_1();
323     }
324     data <= 1;
325 }
326 }
327
328 /***FUNC COMMENT*****
329 * Outline      : Obtaining Value in All MII Registers in the PHY-LSI
330 *-----
331 * Declaration   : static void mii_reg_read (unsigned short *data)
332 *-----
333 * Description    : Acquires the values of all MII registers in the PHY-LSI,
334 *                   one bit at a time.
335 *-----
336 * Argument       : unsigned short *data : 0 : Destination address for storage
337 *                   of the acquired value
338 *-----
339 * Return Value   : None
340 *-----
341 * Notice        :
342 *""FUNC COMMENT END""*****
343 static void    mii_reg_read(unsigned short *data)
344 {
345     int    i;
346     unsigned short reg_data;
347
348 #ifdef NO_WAIT
349     /* One-bit-unit data is read. */
350     reg_data = 0;
351     for(i=16; i>0; i--){
352         MAC0.PIR.LONG = 0x00000000;
353         MAC0.PIR.LONG = 0x00000001;
354         MAC0.PIR.LONG = 0x00000001;
355         reg_data <= 1;
356         reg_data |= (MAC0.PIR.LONG & 0x00000008) >> 3; /* MDI read */
357         MAC0.PIR.LONG = 0x00000001;
358         MAC0.PIR.LONG = 0x00000000;
359     }
360     *data = reg_data;
361 #else
362     /* Data are read one bit at a time. */
363     int    j;
364     reg_data = 0;
365     for(i=16; i>0; i--){
366         for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000000;
367         for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000001;
368         for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000001;
369         reg_data <= 1;
370         reg_data |= (MAC0.PIR.LONG & 0x00000008) >> 3; /* MDI read */
371         for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000001;
372         for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000000;
373     }
374     *data = reg_data;
375 #endif
376 }
377
378 /***FUNC COMMENT*****
379 * Outline      : Setting Value in All MII Registers in the PHY -LSI
380 *-----
381 * Declaration   : static void mii_reg_write (unsigned short data)
382 *-----
```

```

383 * Description : One-bit-unit data is set for value in all MII registers in the PHY-LSI.
384 *-----
385 * Argument      : unsigned short data : I : Value set in a register
386 *-----
387 * Return Value   : None
388 *-----
389 * Notice        :
390 *""FUNC COMMENT END"*****"
391 static void    mii_reg_write(unsigned short data)
392 {
393     int    i;
394
395     /* One-bit-unit data is written. */
396     for(i=16; i>0; i--){
397         if( (data & 0x8000) == 0 ) {
398             mii_write_0();
399         }
400         else {
401             mii_write_1();
402         }
403         data <<= 1;
404     }
405 }
406
407 /***FUNC COMMENT"*****"
408 * Outline       : Release of the MII Bus
409 *-----
410 * Declaration   : static void mii_z(void)
411 *-----
412 * Description   : Settings to release the bus from access to the MII.
413 *-----
414 * Argument      : None
415 *-----
416 * Return Value  : None
417 *-----
418 * Notice        :
419 *""FUNC COMMENT END"*****"
420 static void    mii_z(void)
421 {
422 #ifdef NO_WAIT
423     MAC0.PIR.LONG = 0x00000000;
424     MAC0.PIR.LONG = 0x00000001;
425     MAC0.PIR.LONG = 0x00000001;
426     MAC0.PIR.LONG = 0x00000001;
427     MAC0.PIR.LONG = 0x00000000;
428 #else
429     int    j;
430     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000000;
431     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000001;
432     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000001;
433     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000001;
434     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000000;
435 #endif
436 }
437
438 /***FUNC COMMENT"*****"
439 * Outline       : Output of the MII TA (1 or 0) Bit
440 *-----
441 * Declaration   : static void mii_ta_10(void)
442 *-----
443 * Description   : 1 or 0 is output to the MII.
444 *-----
445 * Argument      : None
446 *-----
```

```

447 * Return Value      : None
448 *-----
449 * Notice          :
450 *""FUNC COMMENT END"*****"
451 static void    mii_ta_10(void)
452 {
453     mii_write_1();
454     mii_write_0();
455 }
456
457 /*""FUNC COMMENT"*****"
458 * Outline        : Output of One Bit (1) to the MII
459 *-----
460 * Declaration   : static void mii_write_1(void)
461 *-----
462 * Description   : 1 is output to the MII.
463 *-----
464 * Argument       : None
465 *-----
466 * Return Value   : None
467 *-----
468 * Notice         :
469 *""FUNC COMMENT END"*****"
470 static void    mii_write_1(void)
471 {
472 #ifdef NO_WAIT
473     MAC0.PIR.LONG = 0x00000006;
474     MAC0.PIR.LONG = 0x00000007;
475     MAC0.PIR.LONG = 0x00000007;
476     MAC0.PIR.LONG = 0x00000007;
477     MAC0.PIR.LONG = 0x00000006;
478 #else
479     int j;
480     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000006;
481     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000007;
482     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000007;
483     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000007;
484     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000006;
485 #endif
486 }
487
488 /*""FUNC COMMENT"*****"
489 * Outline        : Output of One Bit (0) to the MII
490 *-----
491 * Declaration   : static void mii_write_0(void)
492 *-----
493 * Description   : 0 is output to the MII.
494 *-----
495 * Argument       : None
496 *-----
497 * Return Value   : None
498 *-----
499 * Notice         :
500 *""FUNC COMMENT END"*****"
501 static void    mii_write_0(void)
502 {
503 #ifdef NO_WAIT
504     MAC0.PIR.LONG = 0x00000002;
505     MAC0.PIR.LONG = 0x00000003;
506     MAC0.PIR.LONG = 0x00000003;
507     MAC0.PIR.LONG = 0x00000003;
508     MAC0.PIR.LONG = 0x00000002;
509 #else
510     int j;

```

```
511     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000002;
512     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000003;
513     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000003;
514     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000003;
515     for(j=0; j<3; j++) MAC0.PIR.LONG = 0x00000002;
516 #endif
517 }
518
519 /* End of File */
```

3.5 Sample Program Listing: "phy.h"

```

1  /*****
2   * DISCLAIMER
3   * Please refer to http://www.renesas.com/disclaimer
4   ****
5   Copyright (C) 2010 Renesas Electronics Corporation. All rights reserved.
6   ****
7   * File Name      : phy.h
8   * Version       : 1.00
9   * Device(s)     : H8S/2472
10  * Tool-Chain    : HEW, H8S,H8/300 Standard Toolchain (V.6.2.2.0)
11  * OS            : None
12  * H/W Platform  : R0K402472D000BR,R0K402472D001BR,R0K402472D002BR
13  * Description   : Header program of the PHY
14  * Limitations   : None
15  ****
16  * History : DD.MM.YYYY Version Description
17  *          : 19.02.2007 1.00    First Release
18  *****/
19
20 #ifndef PHY_H
21 #define PHY_H
22
23 /*****
24 Includes <System Includes> , "Project Includes"
25 *****/
26
27 /*****
28 Typedef definitions
29 *****/
30
31 /*****
32 Macro definitions
33 *****/
34 /* Link result */
35 #define NEGO_FAIL          0
36 #define HALF_10M           1
37 #define FULL_10M           2
38 #define HALF_TX            3
39 #define FULL_TX            4
40
41 /*****
42 Variable Externs
43 *****/
44
45 /*****
46 Functions Prototypes
47 *****/
48 int phy_autonego(void);
49
50
51
52
53 #endif /* PHY_H */

```

3.6 Sample Program Listing: "iodefine2472.h"

```

1  /*****
2   * DISCLAIMER
3   * Please refer to http://www.renesas.com/disclaimer
4   ****
5   Copyright (C) 2010 Renesas Electronics Corporation. All rights reserved.
6   ****
7   * File Name      : iodefine2472.h
8   * Version        : 1.01
9   * Device(s)     : H8S/2472
10  * Tool-Chain    : HEW, H8S,H8/300 Standard Toolchain (V.6.2.2.0)
11  * OS            : None
12  * H/W Platform  : R0K402472D000BR,R0K402472D001BR,R0K402472D002BR
13  * Description   : register definition
14  * Limitations  : None
15  ****
16  * History : DD.MM.YYYY Version Description
17  *          : 18.10.2007 1.00    First Release
18  *          : 19.04.2010 1.01    Unnecessary code deleted
19  ****
20
21 #ifndef IODEFINE2472_H
22 #define IODEFINE2472_H
23
24 /*****
25 Includes <System Includes> , "Project Includes"
26 ****/
27
28 /*****
29 Typedef definitions
30 ****/
31 struct st_ether {                                /* struct ETHER */
32     union {                                         /* ECMR           */
33         unsigned long LONG;                         /* Long Access   */
34         struct {                                     /* Word Access   */
35             unsigned short H;                        /* High          */
36             unsigned short L;                        /* Low           */
37             } WORD;                                 /*             */
38         struct {                                     /* Bit Access    */
39             unsigned long :12;                      /*             */
40             unsigned long ZPF:1;                     /* ZPF           */
41             unsigned long PFR:1;                     /* PFR           */
42             unsigned long RXF:1;                     /* RXF           */
43             unsigned long TXF:1;                     /* TXF           */
44             unsigned long :3;                       /*             */
45             unsigned long PRCEF:1;                   /* PRCEF         */
46             unsigned long :2;                       /*             */
47             unsigned long MPDE:1;                   /* MPDE          */
48             unsigned long :2;                       /*             */
49             unsigned long RE:1;                      /* RE            */
50             unsigned long TE:1;                      /* TE            */
51             unsigned long :1;                       /*             */
52             unsigned long ILB:1;                     /* ILB           */
53             unsigned long ELB:1;                     /* ELB           */
54             unsigned long DM:1;                      /* DM            */
55             unsigned long PRM:1;                    /* PRM          */
56             } BIT;                                /*             */
57         } ECMR;                                /*             */
58     union {                                         /* ECSR           */
59         unsigned long LONG;                         /* Long Access   */
60         struct {                                     /* Word Access   */
61             unsigned short H;                        /* High          */
62             unsigned short L;                        /* Low           */
63         } WORD;                                 /*             */
64     } ECSR;                                /*             */
65 }
```

```

63             } WORD;                                /*          */
64         struct {                                /* Bit Access */
65             unsigned long :27;                      /*          */
66             unsigned long PSRTO:1;                  /* PSRTO      */
67             unsigned long :1;                      /*          */
68             unsigned long LCHNG:1;                  /* LCHNG      */
69             unsigned long MPD:1;                   /* MPD        */
70             unsigned long ICD:1;                   /* ICD        */
71             } BIT;                                /*          */
72         } ECSR;                                /*          */
73     union {                                /* ECSIPR    */
74         unsigned long LONG;                    /* Long Access */
75         struct {
76             unsigned short H;                     /* High       */
77             unsigned short L;                   /* Low        */
78             } WORD;                                /*          */
79         struct {                                /* Bit Access */
80             unsigned long :27;                      /*          */
81             unsigned long PSRTOIP:1;                 /* PSRTOIP   */
82             unsigned long :1;                      /*          */
83             unsigned long LCHNGIP:1;                /* LCHNGIP   */
84             unsigned long MPDIP:1;                  /* MPDIP     */
85             unsigned long ICDIP:1;                 /* ICDIP     */
86             } BIT;                                /*          */
87     } ECSIPR;                                /*          */
88     union {                                /* PIR        */
89         unsigned long LONG;                    /* Long Access */
90         struct {
91             unsigned short H;                     /* High       */
92             unsigned short L;                   /* Low        */
93             } WORD;                                /*          */
94         struct {                                /* Bit Access */
95             unsigned long :28;                      /*          */
96             unsigned long MDI:1;                   /* MDI        */
97             unsigned long MDO:1;                   /* MDO        */
98             unsigned long MMD:1;                   /* MMD        */
99             unsigned long MDC:1;                   /* MDC        */
100            } BIT;                                /*          */
101        } PIR;                                /*          */
102     union {                                /* MAHR      */
103         unsigned long LONG;                    /* Long Access */
104         struct {
105             unsigned short H;                     /* High       */
106             unsigned short L;                   /* Low        */
107             } WORD;                                /*          */
108         struct {                                /* Bit Access */
109             unsigned long MA47:1;                  /* MA47       */
110             unsigned long MA46:1;                  /* MA46       */
111             unsigned long MA45:1;                  /* MA45       */
112             unsigned long MA44:1;                  /* MA44       */
113             unsigned long MA43:1;                  /* MA43       */
114             unsigned long MA42:1;                  /* MA42       */
115             unsigned long MA41:1;                  /* MA41       */
116             unsigned long MA40:1;                  /* MA40       */
117             unsigned long MA39:1;                  /* MA39       */
118             unsigned long MA38:1;                  /* MA38       */
119             unsigned long MA37:1;                  /* MA37       */
120             unsigned long MA36:1;                  /* MA36       */
121             unsigned long MA35:1;                  /* MA35       */
122             unsigned long MA34:1;                  /* MA34       */
123             unsigned long MA33:1;                  /* MA33       */
124             unsigned long MA32:1;                  /* MA32       */
125             unsigned long MA31:1;                  /* MA31       */
126             unsigned long MA30:1;                  /* MA30       */
127         } MAHR;                                /*          */
128     } MAHR;                                /*          */
129 }
```

```

127         unsigned long MA29:1;          /* MA29      */
128         unsigned long MA28:1;          /* MA28      */
129         unsigned long MA27:1;          /* MA27      */
130         unsigned long MA26:1;          /* MA26      */
131         unsigned long MA25:1;          /* MA25      */
132         unsigned long MA24:1;          /* MA24      */
133         unsigned long MA23:1;          /* MA23      */
134         unsigned long MA22:1;          /* MA22      */
135         unsigned long MA21:1;          /* MA21      */
136         unsigned long MA20:1;          /* MA20      */
137         unsigned long MA19:1;          /* MA19      */
138         unsigned long MA18:1;          /* MA18      */
139         unsigned long MA17:1;          /* MA17      */
140         unsigned long MA16:1;          /* MA16      */
141     } BIT;
142 } MAHR;
143 union {
144     unsigned long LONG;           /* Long Access */
145     struct {
146         unsigned long :16;          /* Bit Access */
147         unsigned long MA:16;         /* MA        */
148     } BIT;
149 } MALR;
150 union {
151     unsigned long LONG;           /* Long Access */
152     struct {
153         unsigned short H;          /* Word Access */
154         unsigned short L;          /* High      */
155     } WORD;
156     struct {
157         unsigned long :20;          /* Low       */
158         unsigned long RFL:12;        /* RFL       */
159     } BIT;
160 } RFLR;
161 union {
162     unsigned long LONG;           /* PSR      */
163     struct {
164         unsigned short H;          /* Long Access */
165         unsigned short L;          /* Word Access */
166     } WORD;
167     struct {
168         unsigned long :31;          /* High      */
169         unsigned long LMON:1;        /* Low       */
170     } BIT;
171 } PSR;
172 unsigned long TROCR;           /* TROCR    */
173 unsigned long CDCR;            /* CDCR     */
174 unsigned long LCCR;            /* LCCR     */
175 unsigned long CNDCR;           /* CNDCR    */
176 unsigned char wk0[4];          /*          */
177 unsigned long CEFCR;           /* CEFCR    */
178 unsigned long FRECR;           /* FRECR    */
179 unsigned long TSFRCR;          /* TSFRCR   */
180 unsigned long TLFRCR;          /* TLFRCR   */
181 unsigned long RFCR;            /* RFCR     */
182 unsigned long MAFCR;           /* MAFCR    */
183 unsigned char wk1[8];          /*          */
184 union {
185     unsigned long LONG;           /* IPGR     */
186     struct {
187         unsigned short H;          /* Long Access */
188         unsigned short L;          /* Word Access */
189     } WORD;
190     struct {                      /* High      */
191         /* Low       */
192     } BIT;
193 } IPGR;

```

```

191             unsigned long :27;          /*          */
192             unsigned long IPG:5;       /*    IPG   */
193             } BIT;                  /*          */
194         } IPGR;                  /*          */
195     union {                   /* APR   */
196         unsigned long LONG;      /* Long Access */
197         struct {                /* Bit Access */
198             unsigned long :16;      /*          */
199             unsigned long AP:16;    /* AP    */
200             } BIT;                  /*          */
201         } APR;                  /*          */
202     union {                   /* MPR   */
203         unsigned long LONG;      /* Long Access */
204         struct {                /* Bit Access */
205             unsigned long :16;      /*          */
206             unsigned long MP:16;    /* MP    */
207             } BIT;                  /*          */
208         } MPR;                  /*          */
209     unsigned char wk2[4];        /*          */
210     union {                   /* TPAUSER */
211         unsigned long LONG;      /* Long Access */
212         struct {                /* Bit Access */
213             unsigned long :16;      /*          */
214             unsigned long TPAUSE:16; /* TPAUSE */
215             } BIT;                  /*          */
216     } TPAUSER;                /*          */
217 };
218 struct st_edmac {           /* struct EDMAC */
219     union {
220         unsigned long LONG;      /* Long Access */
221         struct {
222             unsigned short H;       /* High   */
223             unsigned short L;       /* Low    */
224             } WORD;                /*          */
225         struct {
226             unsigned long :25;      /*          */
227             unsigned long DE:1;     /* DE    */
228             unsigned long DL:2;     /* DL    */
229             unsigned long :3;       /*          */
230             unsigned long SWR:1;    /* SWR   */
231             } BIT;                  /*          */
232     } EDMR;                  /*          */
233     union {                   /* EDTRR   */
234         unsigned long LONG;      /* Long Access */
235         struct {
236             unsigned long :31;      /*          */
237             unsigned long TR:1;     /* TR    */
238             } BIT;                  /*          */
239     } EDTRR;                /*          */
240     union {                   /* EDRRR   */
241         unsigned long LONG;      /* Long Access */
242         struct {
243             unsigned long :31;      /*          */
244             unsigned long RR:1;     /* RR    */
245             } BIT;                  /*          */
246     } EDRRR;                /*          */
247     void *TDILAR;            /* TDILAR */
248     void *RDLAR;              /* RDLAR */
249     union {
250         unsigned long LONG;      /* Long Access */
251         struct {
252             unsigned short H;       /* High   */
253             unsigned short L;       /* Low    */
254             } WORD;                /*          */
255     } EESR;                  /*          */

```

```

255     struct {                                     /* Bit Access */
256         unsigned long :1;                      /* */
257         unsigned long TWB:1;                     /* TWB */
258         unsigned long :3;                      /* */
259         unsigned long TABT:1;                    /* TABT */
260         unsigned long RABT:1;                    /* RABT */
261         unsigned long RFCOF:1;                  /* RFCOF */
262         unsigned long ADE:1;                     /* ADE */
263         unsigned long ECI:1;                     /* ECI */
264         unsigned long TC:1;                      /* TC */
265         unsigned long TDE:1;                     /* TDE */
266         unsigned long TFUF:1;                   /* TFUF */
267         unsigned long FR:1;                      /* FR */
268         unsigned long RDE:1;                     /* RDE */
269         unsigned long RFOF:1;                   /* RFOF */
270         unsigned long :4;                      /* */
271         unsigned long CND:1;                     /* CND */
272         unsigned long DLC:1;                   /* DLC */
273         unsigned long CD:1;                      /* CD */
274         unsigned long TRO:1;                     /* TRO */
275         unsigned long RMAF:1;                   /* RMAF */
276         unsigned long :2;                      /* */
277         unsigned long RRF:1;                     /* RRF */
278         unsigned long RTLTF:1;                  /* RTLTF */
279         unsigned long RTSF:1;                   /* RTSF */
280         unsigned long PRE:1;                     /* PRE */
281         unsigned long CERF:1;                   /* CERF */
282     } BIT;
283 }
284 union {
285     unsigned long LONG;                      /* Long Access */
286     struct {
287         unsigned short H;                      /* Word Access */
288         unsigned short L;                      /* */
289     } WORD;
290     struct {
291         unsigned long :1;                     /* Bit Access */
292         unsigned long TWBIP:1;                 /* */
293         unsigned long :3;                     /* */
294         unsigned long TABTIP:1;                /* */
295         unsigned long RABTIP:1;                /* */
296         unsigned long RFCOFIP:1;              /* */
297         unsigned long ADEIP:1;                 /* */
298         unsigned long ECIIP:1;                 /* */
299         unsigned long TCIP:1;                  /* */
300         unsigned long TDEIP:1;                 /* */
301         unsigned long TFUFIP:1;                /* */
302         unsigned long FRIP:1;                  /* */
303         unsigned long RDEIP:1;                 /* */
304         unsigned long RFOFIP:1;                /* */
305         unsigned long :4;                     /* */
306         unsigned long CNDIP:1;                 /* */
307         unsigned long DLCIP:1;                /* */
308         unsigned long CDIP:1;                  /* */
309         unsigned long TROIP:1;                /* */
310         unsigned long RMAFIP:1;               /* */
311         unsigned long :2;                     /* */
312         unsigned long RRFIP:1;                 /* */
313         unsigned long RTLFIIP:1;              /* */
314         unsigned long RTSFIP:1;                /* */
315         unsigned long PREIP:1;                 /* */
316         unsigned long CERFIP:1;                /* */
317     } BIT;
318 } EESIPR;

```

```

319     union {
320         unsigned long LONG;
321         struct {
322             unsigned short H;
323             unsigned short L;
324             } WORD;
325         struct {
326             unsigned long :20;
327             unsigned long CNDCE:1;
328             unsigned long DLCCE:1;
329             unsigned long CDCE:1;
330             unsigned long TROCE:1;
331             unsigned long RMAFCE:1;
332             unsigned long :2;
333             unsigned long RRFCE:1;
334             unsigned long RTLFCCE:1;
335             unsigned long RTSFCE:1;
336             unsigned long PRECE:1;
337             unsigned long CERFCE:1;
338             } BIT;
339     } TRSCER;
340     union {
341         unsigned long LONG;
342         struct {
343             unsigned long :16;
344             unsigned long MFC:16;
345             } BIT;
346     } RMFCR;
347     union {
348         unsigned long LONG;
349         struct {
350             unsigned long :21;
351             unsigned long TFT:11;
352             } BIT;
353     } TFTR;
354     union {
355         unsigned long LONG;
356         struct {
357             unsigned short H;
358             unsigned short L;
359             } WORD;
360         struct {
361             unsigned long :21;
362             unsigned long TFD:3;
363             unsigned long :5;
364             unsigned long RFD:3;
365             } BIT;
366     } FDR;
367     union {
368         unsigned long LONG;
369         struct {
370             unsigned long :31;
371             unsigned long RNC:1;
372             } BIT;
373     } RMCR;
374     unsigned char wk0[4];
375     union {
376         unsigned long LONG;
377         struct {
378             unsigned short H;
379             unsigned short L;
380             } WORD;
381         struct {
382             unsigned long :13;
383             } BIT;
384     } FCFTR;
385 }
```

```

383         unsigned long RFF:3;          /* RFF      */
384         unsigned long :13;           /*          */
385         unsigned long RFD:3;          /* RFD      */
386     } BIT;
387 } FCFTR;
388 unsigned char wk1[8];
389 unsigned long RBWAR;
390 unsigned long RDFAR;
391 unsigned char wk2[4];
392 unsigned long TBRAR;
393 unsigned long TDFAR;
394 union {
395     unsigned char BYTE;           /* Byte Access */
396     struct {
397         unsigned char :7;           /*          */
398         unsigned char RTM:1;          /* RTM      */
399     } BIT;
400 } ECBRR;
401 };
402 struct st_system {
403     union {
404         unsigned char BYTE;           /* Byte Access */
405         struct {
406             unsigned char SMSTPA15:1;      /* SMSTPA15 */
407             unsigned char EtherC:1;          /* EtherC   */
408             unsigned char EDMAC:1;          /* EDMAC    */
409             unsigned char USB:1;           /* USB      */
410             unsigned char SMSTPA11:1;      /* SMSTPA11 */
411             unsigned char SMSTPA10:1;      /* SMSTPA10 */
412             unsigned char SMSTPA9:1;        /* SMSTPA9  */
413             unsigned char SMSTPA8:1;        /* SMSTPA8  */
414         } BIT;
415     } SUBMSTPAH;
416     union {
417         unsigned char BYTE;           /* Byte Access */
418         struct {
419             unsigned char SMSTPA7:1;        /* SMSTPA7  */
420             unsigned char SMSTPA6:1;        /* SMSTPA6  */
421             unsigned char SMSTPA5:1;        /* SMSTPA5  */
422             unsigned char PECI:1;           /* PECI     */
423             unsigned char SCIF:1;           /* SCIF     */
424             unsigned char SSU:1;            /* SSU      */
425             unsigned char LPC:1;            /* LPC      */
426             unsigned char SMSTPA0:1;        /* SMSTPA0  */
427         } BIT;
428     } SUBMSTPAL;
429     union {
430         unsigned char BYTE;           /* Byte Access */
431         struct {
432             unsigned char SMSTPB15:1;      /* SMSTPB15 */
433             unsigned char EtherC:1;          /* EtherC   */
434             unsigned char EDMAC:1;          /* EDMAC    */
435             unsigned char USB:1;           /* USB      */
436             unsigned char SMSTPB11:1;      /* SMSTPB11 */
437             unsigned char SMSTPB10:1;      /* SMSTPB10 */
438             unsigned char SMSTPB9:1;        /* SMSTPB9  */
439             unsigned char SMSTPB8:1;        /* SMSTPB8  */
440         } BIT;
441     } SUBMSTPBH;
442     union {
443         unsigned char BYTE;           /* Byte Access */
444         struct {
445             unsigned char SMSTPB7:1;        /* SMSTPB7  */
446             unsigned char SMSTPB6:1;        /* SMSTPB6  */
447         } BIT;
448     } SUBMSTPBL;
449     union {
450         unsigned char BYTE;           /* Byte Access */
451         struct {
452             unsigned char SMSTPB5:1;        /* SMSTPB5  */
453             unsigned char SMSTPB4:1;        /* SMSTPB4  */
454             unsigned char SMSTPB3:1;        /* SMSTPB3  */
455             unsigned char SMSTPB2:1;        /* SMSTPB2  */
456             unsigned char SMSTPB1:1;        /* SMSTPB1  */
457         } BIT;
458     } SUBMSTPBL;
459     union {
460         unsigned char BYTE;           /* Byte Access */
461         struct {
462             unsigned char SMSTPB0:1;        /* SMSTPB0  */
463         } BIT;
464     } SUBMSTPBL;
465 } st_system;
466

```

```

447         unsigned char SMSTPB5:1;          /* SMSTPB5 */
448         unsigned char PECI:1;           /* PECI */
449         unsigned char SCIF:1;          /* SCIF */
450         unsigned char SSU:1;           /* SSU */
451         unsigned char LPC:1;           /* LPC */
452         unsigned char SMSTPB0:1;        /* SMSTPB0 */
453     } BIT;
454 } SUBMSTPBL;
455 unsigned char wk0[3];
456 unsigned char MSTPCRA;           /* MSTPCRA */
457 unsigned char wk1[318];
458 union {
459     unsigned char BYTE;            /* Byte Access */
460     struct {
461         unsigned char PWCKX1B:1;      /* PWCKX1B */
462         unsigned char PWCKX1A:1;      /* PWCKX1A */
463         unsigned char PWCKX0B:1;      /* PWCKX0B */
464         unsigned char PWCKX0A:1;      /* PWCKX0A */
465         unsigned char PWCKX1C:1;      /* PWCKX1C */
466         unsigned char PWCKB:1;        /* PWCKB */
467         unsigned char PWCKA:1;        /* PWCKA */
468         unsigned char PWCKX0C:1;      /* PWCKX0C */
469     } BIT;
470 } PCSR;
471 union {
472     unsigned char BYTE;            /* Byte Access */
473     struct {
474         unsigned char :4;           /* Bit Access */
475         unsigned char ADMXE:1;       /* ADMXE */
476         unsigned char :3;           /* Bit Access */
477     } BIT;
478 } SYSCR2;
479 union {
480     unsigned char BYTE;            /* Byte Access */
481     struct {
482         unsigned char SSBY:1;         /* SSBY */
483         unsigned char STS2:1;         /* STS2 */
484         unsigned char STS0:2;         /* STS0 */
485         unsigned char DTSPEED:1;      /* DTSPEED */
486         unsigned char SCK:3;          /* SCK */
487     } BIT;
488 } SBYCR;
489 union {
490     unsigned char BYTE;            /* Byte Access */
491     struct {
492         unsigned char DTON:1;         /* DTION */
493         unsigned char LSON:1;         /* LSON */
494         unsigned char NESEL:1;         /* NESEL */
495         unsigned char EXCLE:1;         /* EXCLE */
496         unsigned char :1;             /* Bit Access */
497         unsigned char PNCCS:1;         /* PNCCS */
498         unsigned char PNCAH:1;         /* PNCAH */
499         unsigned char :1;             /* Bit Access */
500     } BIT;
501 } LPWRCR;
502 union {
503     unsigned char BYTE;            /* Byte Access */
504     struct {
505         unsigned char MSTP15:1;        /* MSTP15 */
506         unsigned char MSTP14:1;        /* MSTP14 */
507         unsigned char MSTP13:1;        /* MSTP13 */
508         unsigned char MSTP12:1;        /* MSTP12 */
509         unsigned char MSTP11:1;        /* MSTP11 */
510         unsigned char MSTP10:1;        /* MSTP10 */
511     } BIT;
512 } MSTPCRH;

```

```

511             unsigned char MSTP9:1;          /* MSTP9      */
512             unsigned char MSTP8:1;          /* MSTP8      */
513         } BIT;
514     } MSTPCRH;
515     unsigned char MSTPCRL;           /* MSTPCRL    */
516     unsigned char wk2[59];
517     union {
518         unsigned char BYTE;            /* Byte Access */
519         struct {
520             unsigned char IICX:3;        /* IICX       */
521             unsigned char IICE:1;        /* IICE       */
522             unsigned char FLSHE:1;       /* FLSHE      */
523             unsigned char :1;           /*          */
524             unsigned char ICKS:2;        /* ICKS       */
525             } BIT;
526     } STCR;
527     union {
528         unsigned char BYTE;            /* Byte Access */
529         struct {
530             unsigned char CS256E:1;       /* CS256E    */
531             unsigned char IOSE:1;        /* IOSE       */
532             unsigned char INTM:2;        /* INTM      */
533             unsigned char XRST:1;        /* XRST      */
534             unsigned char NMIEG:1;       /* NMIEG     */
535             unsigned char :1;           /*          */
536             unsigned char RAME:1;        /* RAME      */
537             } BIT;
538     } SYSCR;
539     union {
540         unsigned char BYTE;            /* Byte Access */
541         struct {
542             unsigned char EXPE:1;        /* EXPE      */
543             unsigned char :4;           /*          */
544             unsigned char MDS:3;         /* MDS       */
545             } BIT;
546     } MDCR;
547 };
548 struct st_int {
549     union {
550         unsigned char BYTE;            /* Byte Access */
551         struct {
552             unsigned char ICRD7:1;       /* ICRD7    */
553             unsigned char ICRD6:1;       /* ICRD6    */
554             unsigned char ICRD5:1;       /* ICRD6    */
555             unsigned char :5;           /*          */
556             } BIT;
557     } ICRD;
558     unsigned char ICRA;
559     union {
560         unsigned char BYTE;            /* Byte Access */
561         struct {
562             unsigned char ICRB7:1;       /* ICRB7    */
563             unsigned char ICRB6:1;       /* ICRB6    */
564             unsigned char :1;           /*          */
565             unsigned char ICRB:5;        /* ICRB     */
566             } BIT;
567     } ICRB;
568     union {
569         unsigned char BYTE;            /* Byte Access */
570         struct {
571             unsigned char ICRC7:1;       /* ICRC7    */
572             unsigned char ICRC6:1;       /* ICRC6    */
573             unsigned char ICRC5:1;       /* ICRC5    */
574             unsigned char ICRC4:1;       /* ICRC4    */
575         } ICRC;
576     } ICRC;
577 }

```

```

575             unsigned char ICRC3:1;          /* ICRC3      */
576             unsigned char ICRC2:1;          /* ICRC2      */
577             unsigned char ICRC1:1;          /* ICRC1      */
578             unsigned char :1;              /*           */
579         } BIT;
580     } ICRC;
581 union {
582     unsigned char BYTE;               /* Byte Access */
583     struct {
584         unsigned char IRQ7F:1;          /* IRQ7F      */
585         unsigned char IRQ6F:1;          /* IRQ6F      */
586         unsigned char IRQ5F:1;          /* IRQ5F      */
587         unsigned char IRQ4F:1;          /* IRQ4F      */
588         unsigned char IRQ3F:1;          /* IRQ3F      */
589         unsigned char IRQ2F:1;          /* IRQ2F      */
590         unsigned char IRQ1F:1;          /* IRQ1F      */
591         unsigned char IRQ0F:1;          /* IRQ0F      */
592     } BIT;
593 } ISR;
594 union {
595     unsigned char BYTE;               /* Byte Access */
596     struct {
597         unsigned char IRQ7SCB:1;        /* IRQ7SCB    */
598         unsigned char IRQ7SCA:1;        /* IRQ7SCA    */
599         unsigned char IRQ6SCB:1;        /* IRQ6SCB    */
600         unsigned char IRQ6SCA:1;        /* IRQ6SCA    */
601         unsigned char IRQ5SCB:1;        /* IRQ5SCB    */
602         unsigned char IRQ5SCA:1;        /* IRQ5SCA    */
603         unsigned char IRQ4SCB:1;        /* IRQ4SCB    */
604         unsigned char IRQ4SCA:1;        /* IRQ4SCA    */
605     } BIT;
606 } ISCRH;
607 union {
608     unsigned char BYTE;               /* Byte Access */
609     struct {
610         unsigned char IRQ3SCB:1;        /* IRQ3SCB    */
611         unsigned char IRQ3SCA:1;        /* IRQ3SCA    */
612         unsigned char IRQ2SCB:1;        /* IRQ2SCB    */
613         unsigned char IRQ2SCA:1;        /* IRQ2SCA    */
614         unsigned char IRQ1SCB:1;        /* IRQ1SCB    */
615         unsigned char IRQ1SCA:1;        /* IRQ1SCA    */
616         unsigned char IRQ0SCB:1;        /* IRQ0SCB    */
617         unsigned char IRQ0SCA:1;        /* IRQ0SCA    */
618     } BIT;
619 } ISCRL;
620 unsigned char wk0[6];
621 union {
622     unsigned char BYTE;               /* Byte Access */
623     struct {
624         unsigned char CMF:1;            /* CMF        */
625         unsigned char :4;              /*           */
626         unsigned char TESTSEL:2;        /* TESTSEL    */
627         unsigned char BIE:1;            /* BIE        */
628     } BIT;
629 } ABRKCR;
630 union {
631     unsigned char BYTE;               /* Byte Access */
632     struct {
633         unsigned char A23:1;            /* A23        */
634         unsigned char A22:1;            /* A22        */
635         unsigned char A21:1;            /* A21        */
636         unsigned char A20:1;            /* A20        */
637         unsigned char A19:1;            /* A19        */
638         unsigned char A18:1;            /* A18        */
639     } BIT;
640 } BARA;
641 union {
642     unsigned char BYTE;               /* Byte Access */
643     struct {
644         unsigned char A23:1;            /* A23        */
645         unsigned char A22:1;            /* A22        */
646         unsigned char A21:1;            /* A21        */
647         unsigned char A20:1;            /* A20        */
648         unsigned char A19:1;            /* A19        */
649         unsigned char A18:1;            /* A18        */
650     } BIT;
651 } BARB;
652 union {
653     unsigned char BYTE;               /* Byte Access */
654     struct {
655         unsigned char A23:1;            /* A23        */
656         unsigned char A22:1;            /* A22        */
657         unsigned char A21:1;            /* A21        */
658         unsigned char A20:1;            /* A20        */
659         unsigned char A19:1;            /* A19        */
660         unsigned char A18:1;            /* A18        */
661     } BIT;
662 } BARC;
663 union {
664     unsigned char BYTE;               /* Byte Access */
665     struct {
666         unsigned char A23:1;            /* A23        */
667         unsigned char A22:1;            /* A22        */
668         unsigned char A21:1;            /* A21        */
669         unsigned char A20:1;            /* A20        */
670         unsigned char A19:1;            /* A19        */
671         unsigned char A18:1;            /* A18        */
672     } BIT;
673 } BARD;
674 union {
675     unsigned char BYTE;               /* Byte Access */
676     struct {
677         unsigned char A23:1;            /* A23        */
678         unsigned char A22:1;            /* A22        */
679         unsigned char A21:1;            /* A21        */
680         unsigned char A20:1;            /* A20        */
681         unsigned char A19:1;            /* A19        */
682         unsigned char A18:1;            /* A18        */
683     } BIT;
684 } BARE;
685 union {
686     unsigned char BYTE;               /* Byte Access */
687     struct {
688         unsigned char A23:1;            /* A23        */
689         unsigned char A22:1;            /* A22        */
690         unsigned char A21:1;            /* A21        */
691         unsigned char A20:1;            /* A20        */
692         unsigned char A19:1;            /* A19        */
693         unsigned char A18:1;            /* A18        */
694     } BIT;
695 } BARF;
696 union {
697     unsigned char BYTE;               /* Byte Access */
698     struct {
699         unsigned char A23:1;            /* A23        */
700         unsigned char A22:1;            /* A22        */
701         unsigned char A21:1;            /* A21        */
702         unsigned char A20:1;            /* A20        */
703         unsigned char A19:1;            /* A19        */
704         unsigned char A18:1;            /* A18        */
705     } BIT;
706 } BARG;
639

```

```

639             unsigned char A17:1;          /* A17 */
640             unsigned char A16:1;          /* A16 */
641             } BIT;
642         } BARA;
643     union {
644         unsigned char BYTE;           /* Byte Access */
645         struct {
646             unsigned char A15:1;          /* A15 */
647             unsigned char A14:1;          /* A14 */
648             unsigned char A13:1;          /* A13 */
649             unsigned char A12:1;          /* A12 */
650             unsigned char A11:1;          /* A11 */
651             unsigned char A10:1;          /* A10 */
652             unsigned char A9:1;           /* A9 */
653             unsigned char A8:1;           /* A8 */
654             } BIT;
655     } BARB;
656     union {
657         unsigned char BYTE;           /* Byte Access */
658         struct {
659             unsigned char A7:1;           /* A7 */
660             unsigned char A6:1;           /* A6 */
661             unsigned char A5:1;           /* A5 */
662             unsigned char A4:1;           /* A4 */
663             unsigned char A3:1;           /* A3 */
664             unsigned char A2:1;           /* A2 */
665             unsigned char A1:1;           /* A1 */
666             unsigned char :1;            /* */
667             } BIT;
668     } BARC;
669     union {
670         unsigned char BYTE;           /* IER16 */
671         struct {
672             unsigned char IRQ15E:1;        /* IRQ15E */
673             unsigned char IRQ14E:1;        /* IRQ14E */
674             unsigned char IRQ13E:1;        /* IRQ13E */
675             unsigned char IRQ12E:1;        /* IRQ12E */
676             unsigned char IRQ11E:1;        /* IRQ11E */
677             unsigned char IRQ10E:1;        /* IRQ10E */
678             unsigned char IRQ9E:1;         /* IRQ9E */
679             unsigned char IRQ8E:1;         /* IRQ8E */
680             } BIT;
681     } IER16;
682     union {
683         unsigned char BYTE;           /* ISR16 */
684         struct {
685             unsigned char IRQ15F:1;        /* IRQ15F */
686             unsigned char IRQ14F:1;        /* IRQ14F */
687             unsigned char IRQ13F:1;        /* IRQ13F */
688             unsigned char IRQ12F:1;        /* IRQ12F */
689             unsigned char IRQ11F:1;        /* IRQ11F */
690             unsigned char IRQ10F:1;        /* IRQ10F */
691             unsigned char IRQ9F:1;         /* IRQ9F */
692             unsigned char IRQ8F:1;         /* IRQ8F */
693             } BIT;
694     } ISR16;
695     union {
696         unsigned char BYTE;           /* ISCR16H */
697         struct {
698             unsigned char IRQ15SCB:1;       /* IRQ15SCB */
699             unsigned char IRQ15SCA:1;       /* IRQ15SCA */
700             unsigned char IRQ14SCB:1;       /* IRQ14SCB */
701             unsigned char IRQ14SCA:1;       /* IRQ14SCA */
702             unsigned char IRQ13SCB:1;       /* IRQ13SCB */

```

```

703         unsigned char IRQ13SCA:1;          /* IRQ13SCA */
704         unsigned char IRQ12SCB:1;          /* IRQ12SCB */
705         unsigned char IRQ12SCA:1;          /* IRQ12SCA */
706     } BIT;
707 } ISCR16H;
708 union {
709     unsigned char BYTE;                /* Byte Access */
710     struct {
711         unsigned char IRQ11SCB:1;          /* IRQ11SCB */
712         unsigned char IRQ11SCA:1;          /* IRQ11SCA */
713         unsigned char IRQ10SCB:1;          /* IRQ10SCB */
714         unsigned char IRQ10SCA:1;          /* IRQ10SCA */
715         unsigned char IRQ9SCB:1;           /* IRQ9SCB */
716         unsigned char IRQ9SCA:1;           /* IRQ9SCA */
717         unsigned char IRQ8SCB:1;           /* IRQ8SCB */
718         unsigned char IRQ8SCA:1;           /* IRQ8SCA */
719     } BIT;
720 } ISCR16L;
721 unsigned char wk1[198];
722 union {
723     unsigned char BYTE;                /* Byte Access */
724     struct {
725         unsigned char IRQ7E:1;            /* IRQ7E */
726         unsigned char IRQ6E:1;            /* IRQ6E */
727         unsigned char IRQ5E:1;            /* IRQ5E */
728         unsigned char IRQ4E:1;            /* IRQ4E */
729         unsigned char IRQ3E:1;            /* IRQ3E */
730         unsigned char IRQ2E:1;            /* IRQ2E */
731         unsigned char IRQ1E:1;            /* IRQ1E */
732         unsigned char IRQ0E:1;            /* IRQ0E */
733     } BIT;
734 } IER;
735 };
736 ****
737 Macro definitions
738 ****
739 ****
740 #define MAC0 (*(volatile struct st_ether __evenaccess *)0xFFFF900)    /* ETHER Address */
741 #define EDMAC0 (*(volatile struct st_edmac __evenaccess *)0xFFFF980)    /* EDMAC Address */
742 #define SYSTEM (*(volatile struct st_system *)0xFFFFE3C)    /* SYSTEM Address */
743 #define INT (*(volatile struct st_int *)0xFFFFE7)      /* INT Address */
744 ****
745 Variable Externs
746 ****
747 ****
748 Functions Prototypes
749 ****
750
751
752
753
754
755
756 #endif /* IODEFINE2472_H */

```

Website and Support

Renesas Electronics Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

All trademarks and registered trademarks are the property of their respective owners.

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Jul 29, 2008	—	First edition issued
1.01	Feb 10, 2009	3	Oscillator added in figure 1
1.02	Jul 06, 2011		"Changed due to driver revision"
		2	Specifications and conditions changed
		18	Operation of sample program changed
		22	Figure 23 changed
		23	Figure 24 changed
		24	Figure 25 changed
		25	Figure 26 changed
		26	Figure 27 changed
		31 to 61	Listing of code for the sample program added and changed
		32	Section 2.9 added
			"Error in Application Note corrected"
		1	Description of device on which operation was confirmed changed
		3	Figure 1 changed
		17	Figure 17 changed
		20	Figure 21 changed
		28	Figure 29 changed
		29	Figure 30 changed

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

- Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.
- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.

When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implants, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 204-205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141