

RL78/F14 Application Note

Porting guide from 78K0R/Fx3 to RL78/F14

Abstract

This application note explains the differences between the functions of the RL78/F14 and the 78K0R/Fx3 (x = B, C, E, F, G) and provides examples when porting.

Under certain use conditions, the operations of the microcontroller might be different from the examples shown in this document. So please evaluate sufficiently the products or systems manufactured by you after porting and check the details of each function in the user's manuals.

Target Device

RL78/F14 (30 pins) :	R5F10PAD,	R5F10PAE		
RL78/F14 (32 pins) :	R5F10PBD,	R5F10PBE		
RL78/F14 (48 pins) :	R5F10PGD,	R5F10PGE,	R5F10PGF,	R5F10PGG,
	R5F10PGH,	R5F10PGJ		
RL78/F14 (64 pins) :	R5F10PLE,	R5F10PLF,	R5F10PLG,	R5F10PLH,
	R5F10PLJ			
RL78/F14 (80 pins) :	R5F10PME,	R5F10PMF,	R5F10PMG,	R5F10PMH,
	R5F10PMJ			
RL78/F14 (100 pins) :	R5F10PPE,	R5F10PPF,	R5F10PPG,	R5F10PPH,
	R5F10PPJ			
78K0R/FB3 (30 pins, 32 pins) :	μ PD78F1804,	μ PD78F1805,	μ PD78F1806,	μ PD78F1807
78K0R/FC3 (40 pins) :	μ PD78F1808,	μ PD78F1809,	μ PD78F1810,	μ PD78F1811
78K0R/FC3 (48 pins) :	μ PD78F1812,	μ PD78F1813,	μ PD78F1814,	μ PD78F1815,
	μ PD78F1816,	μ PD78F1817,	μ PD78F1826,	μ PD78F1827,
	μ PD78F1828,	μ PD78F1829,	μ PD78F1830	
78K0R/FE3 (64 pins) :	μ PD78F1818,	μ PD78F1819,	μ PD78F1820,	μ PD78F1821,
	μ PD78F1822,	μ PD78F1831,	μ PD78F1832,	μ PD78F1833,
	μ PD78F1834,	μ PD78F1835		
78K0R/FF3 (80 pins) :	μ PD78F1823,	μ PD78F1824,	μ PD78F1825,	μ PD78F1836,
	μ PD78F1837,	μ PD78F1838,	μ PD78F1839,	μ PD78F1840
78K0R/FG3 (100 pins) :	μ PD78F1841,	μ PD78F1842,	μ PD78F1843,	μ PD78F1844,
	μ PD78F1845			

R01AN2639EJ0200 Rev. 2.00 Oct. 31, 2017



Contents Comparison of functions (General).....4 1. 1.1 80-pin Products8 1.2 1.3 1.4 1.5 1.6 1.7 2. 3. 3.1 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.2.7 4. 4.1 4.2 5. 5.1 Power supply......46 6. 6.1 6.2 7. 7.1 7.2 7.3 8. Option byte54 9.



11.3 Connection of unused pins6	1
12. Interrupts	3
13. Watchdog timer	5
14. DTC	7
15. Timer	3
15.1 Porting code for TAU in 78K0R/Fx3 over to that in RL78/F14	
15.1.1 Porting code for interval timer of TAU79	9
15.1.2 Porting code for square wave output function of TAU	D
15.1.3 Porting code for external event counter of TAU8	1
15.1.4 Porting code for divider function of TAU8	2
15.1.5 Porting code for input pulse interval measurement function of TAU8	3
15.1.6 Porting code for input signal high-/low-level width measurement function84	4
15.1.7 Porting code for one-shot pulse output function of TAU	
15.1.8 Porting code for PWM function of TAU8	
15.1.9 Porting code for multiple PWM output function8	
15.2 Porting code for functions of 16-bit wakeup timer over to that for Timer RJ8	
15.3 Porting code for TAU functions over to that for Timer RD functions	1
15.3.1 Porting code for TAU (interval timer) over to that for Timer RD (timer mode)	5
15.3.2 Porting code for TAU (square wave output function) over to that for Timer RD (timer mode)	6
15.3.3 Porting code for TAU (external event counter) over to that for Timer RD (input capture function)	
15.3.4 Porting code for TAU (divider function) over to that for Timer RD (output compare function)	8
15.3.5 Porting code for TAU (input pulse interval measurement function) over to that for Timer RD (input capture function)	9
15.3.6 Porting code for TAU (input signal high-/low-level width measurement function) over to that for Timer RD (input capture function)10	
15.3.7 Porting code for TAU (PWM output) over to that for Timer RD (PWM function) 10	1
15.3.8 Porting code for TAU (multiple PWM output) over to that for Timer RD (PWM function)
16. Serial interface	5
16.1 100-pin products	
16.2 80-pin products	
16.3 64-pin products	
16.4 48-pin products	
16.5 40-pin products	
16.6 32-pin products	
16.7 30-pin products	
17. A/D converter	
18. References	
Website and Support <website and="" support,ws="">11</website>	



1. Comparison of functions (General)

This application note explains the differences between the functions of the RL78/F14 and the 78K0R/Fx3 (x = B, C, E, F, G) and provides examples when porting.

Under certain use conditions, the operations of the microcontroller might be different from the examples shown in this document. So please evaluate sufficiently the products or systems manufactured by you after porting and check the details of each function in the user's manuals.

The overview of the comparison of functions between the RL78/F14 and the 78K0R/Fx3 is shown in Table 1-1, and the overview is broken down into Table 1-2 to Table 1-8 by the number of pins for each product.

Table 1-1 Major functions of RL78/F14 which are portable from 78K0R/Fx3 (1/2)

Fur	nctions (Note 1)	RL78/F14		78K0R/Fx3		Page (Note 2)
CPU		RL78 CPU core		78K0R CPU core		20
Memory	Code flash memory	48, 64, 96, 128, 192, 256 Kbytes	48, 64, 96, 128, 192, 256 Kbytes		Kbytes	39
	Data flash memory	4, 8 Kbytes		16 Kbytes		
	RAM	4, 6, 8, 10, 16, 20 Kbytes		1.5, 2, 3, 4, 6, 8, 12, 16 Kbytes		
Reset	Number of reset sources	7		7		42
	Power-on-clear	When power supply is rising: When power supply is falling:	1.56 V (TYP.) 1.55 V (TYP.)	When power supply is rising: When power supply is falling:	1.61 V (TYP.) 1.59 V (TYP.)	
Voltage de	tection function	Voltage is detected: ·Interrupt & reset mode: ·Reset mode: ·Interrupt mode:	1 point 4 levels 6 levels 6 levels	Voltage is detected: ·Reset mode ·Interrupt mode	1 point 10 levels 10 levels	48
Clock	Main system clock	1 MHz to 20 MHz		2 MHz to 20 MHz		49
	Subsystem clock	32.768 kHz (Provided for products with 48, 6- pins)	4, 80, and 100	-		
	On-chip oscillator	Low-speed (f _{IL}): 15 kHz (TYP.) High-speed (f _{IH}): 1, 4, 8, 12, 16, 24, 32, 48, 64 MHz (TYP.)		Low-speed (f _{IL}): 30 kHz (TYP.) High-speed (f _{IH}): 4, 8 MHz (TYP.)		
	PLL	PLL multiplication factor: x3, x4, x6, x8		PLL multiplication factor: ×1, ×6, ×8		
	WDT-dedicated low-speed on-chip oscillator	15 kHz (TYP.)		-		
	Clock monitor function	Provided		Provided		
I/O port	·	I/O: 23, 25, 38, 52, 68, 86 (CMOS/N-ch I/O: 9, 13, 16 (N Input-only: 3, 5 (Shared with osci Output-only: 0, 1		I/O: 19, 21, 27, 32, 46, 62, 80 (CMOS/N-ch I/O: 0, 1, 5 (Note Input-only: 2, 4 Output-only: 0, 1 N-ch open-drain I/O (6 V toleranc	,,	57
Interrupts	External	9, 13, 14, 15, 16 sources		8, 9, 10, 11, 12 sources		63
•	Internal	40, 41, 48 sources		30, 31, 34, 36, 40, 41, 43, 47, 49	sources	1
	Key input	6, 8 channels		0, 4, 8 channels		1
	Number of interrupt sources	49, 50, 54, 55, 62, 63, 64 source	S	38, 39, 43, 46, 50, 51, 54, 55, 58,	59, 61 sources	
Watchdog	timer	Provided		Provided		65

Notes 1. This table does not show all the functions provided for the RL78/F14.

2. The details about porting each function are described on the pages shown.

- 3. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM1, POM6, POM7, POM12). For details, see **CHAPTER 3 PIN assignment** and the user's manual.
- 4. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM4, POM7). For details, see **CHAPTER 3 PIN assignment** and the user's manual.



Table 1-1 Major functions of RL78/F14 which are portable from 78K0R/Fx3 (2/2)

Fur	nction (Note 1)	RL	.78/F14	78	K0R/Fx3	Page (Note 2)
DMA		DTC: 1 circuit (37, 38, 4	4 sources)	DMA: 2, 4 channels		67
Timer		TAU0: 8 channels, TAU1: 4, 8 channels		TAU0: 8 channels, TAU	J1: 5, 8 channels,	73
				TAU2: 0, 4, 8 channels	i	
		Timer RD:	2 channels		-	
		Timer RJ:	1 channel		-	
			-	16-bit wakeup timer:	1 channel	
		Real-time clock: Provided -		-		
Serial	SAU	SAU0/SAU1		SAU0/SAU1/SAU2		105
interface		·CSI: 3, 4 channels		·CSI: 2, 3, 4 channels		
		 Simplified I²C (Note 3): 	3, 4 channels	 Simplified I²C (Note 3): 	0, 1, 2 channels	
		 UART: 2 channels 		 UART: 0, 1 channel 		
	I ² C	IICA:	0, 1 channel		-	
	LIN-UART	RLIN3:	1, 2 channels	UARTF:	2 channels (Note 4)	
	CAN	RS-CAN lite:	1 channel	0, 1 channel		
A/D conve	rter	10-bit resolution:		10-bit resolution:		112
		10, 12, 15, 18, 19, 20	, 25, 31 channels	6, 8, 11, 15, 16, 24 cł	nannels	
D/A conve	rter	8-bit resolution:	1 channel		-	-
Flash merr	nory	Library is necessary for	rewriting flash memory	Library is necessary for	Library is necessary for rewriting flash memory	
Operation	frequency	Grade L:	32 MHz (MAX.)	(A) grade products:	24 MHz (MAX.)	-
		Grade K:	24 MHz (MAX.)	(A2) grade products:	24 MHz (MAX.)	
		Grade Y:	24 MHz (MAX.)			
Operating	ambient temperature	Grade L:	-40 to +105°C	(A) grade products:	-40 to +85°C	-
		Grade K:	-40 to +125°C	(A2) grade products:	-40 to +125°C	
		Grade Y:	-40 to +150°C			

Notes 1. This table does not show all the functions provided for the RL78/F14.

2. The details about porting each function are described on the pages shown.

3. The simplified I²C (SAU) can perform only master transmission and master reception.

4. LIN reception can be performed by using TAU in combination.



1.1 100-pin Products

Fur	nctions (Note 1)	RL78/F14 (100 p	ins)	78K0R/FG3 (100 p	pins)	Page (Note 2)
CPU		RL78 CPU core		78K0R CPU core		20
Memory	Code flash memory	64, 96, 128, 192, 256 Kbytes		64, 96, 128, 192, 256 Kbytes		39
	Data flash memory	4, 8 Kbytes		16 Kbytes		
	RAM	6, 8, 10, 16, 20 Kbytes		4, 6, 8, 12, 16 Kbytes		
Reset	Number of reset	7		7		42
	sources					
	Power-on-clear	When power supply is rising:	1.56 V (TYP.)	When power supply is rising:	1.61 V (TYP.)	
		When power supply is falling:	1.55 V (TYP.)	When power supply is falling:	1.59 V (TYP.)	
Voltage de	tection function	Voltage is detected:	1 point	Voltage is detected:	1 point	48
		 Interrupt & reset mode: 	4 levels	Reset mode	10 levels	
		 Reset mode: 	6 levels	 Interrupt mode 	10 levels	
		 Interrupt mode: 	6 levels			
Clock	Main system clock			2 MHz to 20 MHz		49
	Subsystem clock	32.768 kHz		-		
	On-chip oscillator	Low-speed (f _{IL}): 15 kHz (TYP.)		Low-speed (fill): 30 kHz (TYP.)		
		High-speed (f _{iH}): 1, 4, 8, 12, 16, 24, 32, 48, 64 MHz (TYP.)		z High-speed (f _{IH}): 4, 8 MHz (TYP.)		
	PLL	PLL multiplication factor: x3, x4, x6, x8		PLL multiplication factor: ×1, ×6,	x 8	
	WDT-dedicated low-speed on-chip oscillator	15 kHz (TYP.)		-		
	Clock monitor function	Provided		Provided		
I/O port		I/O: 86 (CMOS/N-ch I/O: 16 (Note 3)) Input-only: 5 (Shared with oscillat Output-only: 1		I/O: 80 (CMOS/N-ch I/O: 5 (Note 4)) Input-only: 4 Output-only: 1 N-ch open-drain I/O (6 V tolerand	e): 4	57
Interrupts	External	16 sources		12 sources		63
	Internal	48 sources		49 sources		
	Key input	8 channels		8 channels		
	Number of interrupt sources	64 sources		61 sources		
Watchdog	timer	Provided		Provided		65

Notes 1. This table does not show all the functions provided for the RL78/F14.

2. The details about porting each function are described on the pages shown.

3. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM1, POM6, POM7, POM12). For details, see **CHAPTER 3 PIN assignment** and the user's manual.

4. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM4, POM7). For details, see **CHAPTER 3 PIN assignment** and the user's manual.



Table 1-2 Major functions of RL78/F14 (100 pins) which are portable from 78K0R/FG3 (2/2)

Fur	nction (Note 1)	RL78/F14	l (100 pins)	78K0R/	FG3 (100 pins)	Page (Note 2)
DMA		DTC: 1 circuit (44 sources	5)	DMA: 4 channels		67
Timer		TAU0: 8 channels, TAU1: 8 channels		TAU0: 8 channels, TAU1	I: 8 channels, TAU2: 8 channels	73
		Timer RD:	2 channels		-	
		Timer RJ:	1 channel		-	
			-	16-bit wakeup timer:	1 channel	
		Real-time clock:	Provided		-	
Serial	SAU	SAU0/SAU1		SAU0/SAU1/SAU2		105
interface		·CSI: 4 channels		·CSI: 4 channels		
		 Simplified I²C (Note 3): 4 	channels	 Simplified I²C (Note 3) 	: 2 channels	
		 UART: 2 channels 		 UART: 1 channels 		
	I ² C	IICA:	1 channel		-	
	LIN-UART	RLIN3:	2 channels	UARTF:	2 channels (Note 4)	
	CAN	RS-CAN lite:	1 channel	1 channel		
A/D conve	rter	10-bit resolution:	31 channels	10-bit resolution:	24 channels	112
D/A conve	rter	8-bit resolution:	1 channel		-	-
Flash men	nory	Library is necessary for re	ewriting flash memory	Library is necessary for	rewriting flash memory	-
Operation	frequency	Grade L:	32 MHz (MAX.)	(A) grade products:	24 MHz (MAX.)	-
		Grade K:	24 MHz (MAX.)	(A2) grade products:	24 MHz (MAX.)	
		Grade Y:	24 MHz (MAX.)			
Operating	ambient temperature	Grade L:	-40 to +105°C	(A) grade products:	-40 to +85°C	-
		Grade K:	-40 to +125°C	(A2) grade products:	-40 to +125°C	
		Grade Y:	-40 to +150°C			

Notes 1. This table does not show all the functions provided for the RL78/F14.

2. The details about porting each function are described on the pages shown.

3. The simplified I²C (SAU) can perform only master transmission and master reception.

4. LIN reception can be performed by using TAU in combination.



1.2 80-pin Products

Table 1-3 Major functions of RL78/F14 (80 pins)	which are portable from 78K0R/FF3 (1/2)
---	---

	nctions (Note 1)	RL78/F14 (80 pi	ns)	78K0R/FF3 (80 p	ins)	Page (Note 2
CPU		RL78 CPU core		78K0R CPU core		20
Memory	Code flash memory	64, 96, 128, 192, 256 Kbytes		64, 96, 128, 192, 256 Kbytes		39
	Data flash memory	4, 8 Kbytes		16 Kbytes		
	RAM	6, 8, 10, 16, 20 Kbytes		4, 6, 8, 12, 16 Kbytes		1
Reset	Number of reset	7		7		42
	sources					
	Power-on-clear	When power supply is rising: When power supply is falling:	1.56 V (TYP.) 1.55 V (TYP.)	When power supply is rising: When power supply is falling:	1.61 V (TYP.) 1.59 V (TYP.)	
Voltage de	tection function	Voltage is detected: ·Interrupt & reset mode: ·Reset mode: ·Interrupt mode:	1 point 4 levels 6 levels 6 levels	Voltage is detected: ·Reset mode ·Interrupt mode	1 point 10 levels 10 levels	48
Clock	Main system clock	1 MHz to 20 MHz		2 MHz to 20 MHz		49
	Subsystem clock	32.768 kHz		-		
	On-chip oscillator	Low-speed (fiL): 15 kHz (TYP.) High-speed (fiH): 1, 4, 8, 12, 16, 24, 32, 48, 64 MHz (TYP.)		Low-speed (f _{IL}): 30 kHz (TYP.) High-speed (f _{IH}): 4, 8 MHz (TYP.)		
	PLL	PLL multiplication factor: x3, x4, x6, x8		PLL multiplication factor: x1, x6, x8		
	WDT-dedicated low-speed on-chip oscillator	15 kHz (TYP.)		-		
	Clock monitor function	Provided		Provided		
I/O port		I/O: 68 (CMOS/N-ch I/O: 16 (Note 3)) Input-only: 5 (Shared with oscilla Output-only: 1		I/O: 62 (CMOS/N-ch I/O: 5 (Note 4)) Input-only: 4 Output-only: 1 N-ch open-drain I/O (6 V tolerand	ce): 4	57
Interrupts	External	14 (Note 6), 16 (Note 5) sources		12 sources		63
	Internal	41 (Note 6), 48 (Note 5) sources		43 (Note 8), 47 (Note 7) sources		1
	Key input	8 channels		8 channels		1
	Number of interrupt sources	55 (Note 6), 64 (Note 5) sources		55 (Note 8), 59 (Note 7) sources		
Watchdog	timer	Provided		Provided		65

Notes 1. This table does not show all the functions provided for the RL78/F14.

2. The details about porting each function are described on the pages shown.

3. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM1, POM6, POM7, POM12). For details, see **CHAPTER 3 PIN assignment** and the user's manual.

4. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM4, POM7). For details, see **CHAPTER 3 PIN assignment** and the user's manual.

- 5. R5F10PMx (x = G, H, J) products
- 6. R5F10PMx (x = E, F) products
- 7. µPD78F18yy (yy = 36, 37, 38, 39, 40) products
- 8. µPD78F18yy (yy = 23, 24, 25) products



Table 1-3 Major functions of RL78/F14 (80 pins) which are portable from 78K0R/FF3 (2/2)

Fun	ction (Note 1)	RL78/F	-14 (80 pins)	78K0R/F	FF3 (80 pins)	Page (Note 2)
DMA		DTC: 1 circuit (38 (Note	e 4), 44 (Note 3) sources)	DMA: 4 channels		67
Timer		TAU0: 8 channels, TAU1:	4 (Note 4), 8(Note 3), channels	TAU0: 8 channels, TAU1:	8 channels, TAU2: 4 channels	73
		Timer RD:	2 channels		-	
		Timer RJ:	1 channel		-	
			-	16-bit wakeup timer:	1 channel	
		Real-time clock:	Provided		-	
Serial	SAU	SAU0/SAU1		SAU0/SAU1/SAU2		105
interface		·CSI: 4 channels		 CSI: 3 channels 		
		 Simplified I²C (Note 5): 	4 channels	•Simplified I ² C (Note 5):	2 channels	
		UART: 2 channels		·UART: 1 channels		
	l ² C	IICA:	1 channels		-	
	LIN-UART	RLIN3:1 (Note 4), 2 (No	ote 3) channels	UARTF: 2 channels (No	te 6)	
	CAN	RS-CAN lite:	1 channel	0 (Note 8), 1 (Note 7) ch	nannel	
A/D conver	rter	10-bit resolution: 20 (No	ote 4), 25 (Note 3) channels	10-bit resolution: 16 cha	innels	112
D/A conver	rter	8-bit resolution:	1 channel		-	-
Flash mem	ory	Library is necessary for	rewriting flash memory	Library is necessary for	rewriting flash memory	-
Operation	frequency	Grade L:	32 MHz (MAX.)	(A) grade products:	24 MHz (MAX.)	-
		Grade K:	24 MHz (MAX.)	(A2) grade products:	24 MHz (MAX.)	
		Grade Y:	24 MHz (MAX.)			
Operating a	ambient temperature	Grade L:	-40 to +105°C	(A) grade products:	-40 to +85°C	-
	-	Grade K:	-40 to +125°C	(A2) grade products:	-40 to +125°C	
		Grade Y:	-40 to +150°C			

Notes 1. This table does not show all the functions provided for the RL78/F14.

- 2. The details about porting each function are described on the pages shown.
- 3. R5F10PMx (x = G, H, J) products
- 4. R5F10PMx (x = E, F) products
- 5. The simplified I²C (SAU) can perform only master transmission and master reception.
- 6. LIN reception can be performed by using TAU in combination.
- 7. µPD78F18yy (yy = 36, 37, 38, 39, 40) products
- 8. µPD78F18yy (yy = 23, 24, 25) products



1.3 64-pin Products

Table 1-4 Major functions of RL78/F14	(64 pins) which are portable from	78K0R/FE3 (1/2)
---------------------------------------	-----------------------------------	-----------------

	nctions (Note 1)	RL78/F14 (64 pi	ns)	78K0R/FE3 (64 p	vins)	Page (Note 2	
CPU		RL78 CPU core		78K0R CPU core		20	
Memory	Code flash memory	64, 96, 128, 192, 256 Kbytes		32, 48, 64, 96, 128, 192, 256 Kby	/tes	39	
	Data flash memory	4, 8 Kbytes		16 Kbytes			
	RAM	6, 8, 10, 16, 20 Kbytes		2, 3, 4, 6, 8, 12, 16 Kbytes		1	
Reset	Number of reset	7		7		42	
	sources						
	Power-on-clear	When power supply is rising: When power supply is falling:	1.56 V (TYP.) 1.55 V (TYP.)	When power supply is rising: When power supply is falling:	1.61 V (TYP.) 1.59 V (TYP.)		
Voltage de	tection function	Voltage is detected: ·Interrupt & reset mode: ·Reset mode: ·Interrupt mode:	1 point 4 levels 6 levels 6 levels	Voltage is detected: ·Reset mode ·Interrupt mode	1 point 10 levels 10 levels	48	
Clock	Main system clock	1 MHz to 20 MHz		2 MHz to 20 MHz		49	
	Subsystem clock	32.768 kHz		-			
	On-chip oscillator	Low-speed (f _{IL}): 15 kHz (TYP.) High-speed (f _H): 1, 4, 8, 12, 16, 24, 32, 48, 64 MHz (TYP.)		Low-speed (f _{IL}): 30 kHz (TYP.) High-speed (f _{IH}): 4, 8 MHz (TYP.)			
	PLL	PLL multiplication factor: x3, x4, x6, x8		PLL multiplication factor: x1, x6, x8			
	WDT-dedicated low-speed on-chip oscillator	15 kHz (TYP.)		-			
	Clock monitor function	Provided		Provided			
I/O port		I/O: 52 (CMOS/N-ch I/O: 16 (Note 3)) Input-only: 5 (Shared with oscillar Output-only: 1		I/O: 46 (CMOS/N-ch I/O: 5 (Note 4)) Input-only: 4 Output-only: 1 N-ch open-drain I/O (6 V tolerand	ce): 4	57	
Interrupts	External	14 (Note 6), 15 (Note 5) sources		10 (Note 8), 11 (Note 7) sources		63	
	Internal	41 (Note 6), 48 (Note 5) sources		41 (Note 8), 43 (Note 10), 47 (Note 9) sources			
	Key input	8 channels		8 channels		1	
	Number of interrupt sources	55 (Note 6), 63 (Note 5) sources		51 (Note 8), 54 (Note 10), 58 (Note	e 9) sources		
Watchdog	timer	Provided		Provided		65	

Notes 1. This table does not show all the functions provided for the RL78/F14.

2. The details about porting each function are described on the pages shown.

3. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM1, POM6, POM7, POM12). For details, see **CHAPTER 3 PIN assignment** and the user's manual.

4. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM4, POM7). For details, see **CHAPTER 3 PIN assignment** and the user's manual.

- 5. R5F10PLx (x = G, H, J) products
- 6. R5F10PLx (x = E, F) products
- 7. µPD78F18yy (yy = 21, 22, 31, 32, 33, 34, 35) products
- 8. µPD78F18yy (yy = 18, 19, 20) products
- 9. µPD78F18yy (yy = 31, 32, 33, 34, 35) products
- 10.µPD78F18yy (yy = 21, 22) products



Table 1-4 Major functions of RL78/F14 (64 pins) which are portable from 78K0R/FE3 (2/2)

Fun	action (Note 1)	RL	78/F14 (64 pins)	78K0R/I	FE3 (64 pins)	Page (Note 2)
DMA		DTC: 1 circuit (38 (N	lote 4), 44 (Note 3) sources)	DMA: 4 channels		67
Timer		TAU0: 8 channels, TA	U1: 4 (Note 4), 8 (Note 3) channels	TAU0: 8 channels, TAU1:	8 channels, TAU2: 4 channels	73
		Timer RD:	2 channels		-	
		Timer RJ:	1 channel		-	
			-	16-bit wakeup timer:	1 channel	
		Real-time clock:	Provided		-	
Serial interface	SAU	SAU0/SAU1 •CSI: 4 channels •Simplified I ² C (Note •UART: 2 channels	e 5): 4 channels	SAU0/SAU1/SAU2 ·CSI: 3 channels ·Simplified I ² C (Note 5): channels ·UART: 0 (Note 8), 1 (N		105
	I ² C	IICA:	1 channel	, <i>, , , , , , , , , , , , , , , , , , </i>	-	
	LIN-UART	RLIN3: 1 (Note 4), 2	(Note 3) channels	UARTF: 2 channels (No	ote 6)	
	CAN	RS-CAN lite:	1 channel	0 (Note 10), 1 (Note 9) 0	channel	
A/D conver	rter	10-bit resolution: 19	(Note 4), 20 (Note 3) channels	10-bit resolution: 15 cha	annels	112
D/A conver	rter	8-bit resolution:	1 channel		-	-
Flash mem	nory	Library is necessary	for rewriting flash memory	Library is necessary for	rewriting flash memory	-
Operation t	frequency	Grade L:	32 MHz (MAX.)	(A) grade products:	24 MHz (MAX.)	-
		Grade K:	24 MHz (MAX.)	(A2) grade products:	24 MHz (MAX.)	
		Grade Y:	24 MHz (MAX.)			
Operating	ambient temperature	Grade L:	-40 to +105°C	(A) grade products:	-40 to +85°C	-
		Grade K: Grade Y:	-40 to +125°C -40 to +150°C	(A2) grade products:	-40 to +125°C	

Notes 1. This table does not show all the functions provided for the RL78/F14.

- 2. The details about porting each function are described on the pages shown.
- 3. R5F10PLx (x = G, H, J) products
- 4. R5F10PLx (x = E, F) products
- 5. The simplified I²C (SAU) can perform only master transmission and master reception.
- 6. LIN reception can be performed by using TAU in combination.
- 7. μPD78F18yy (yy = 21, 22, 31, 32, 33, 34, 35) products
- 8. µPD78F18yy (yy = 18, 19, 20) products
- 9. μ PD78F18yy (yy = 31, 32, 33, 34, 35) products
- 10.µPD78F18yy (yy = 18, 19, 20, 21, 22) products



1.4 48-pin Products

Fur	nctions (Note 1)	RL78/F14 (48 pi	ns)	78K0R/FC3 (48	pins)	Page (Note 2)
CPU		RL78 CPU core		78K0R CPU core		20
Memory	Code flash memory	48, 64, 96, 128, 192, 256 Kbytes		24, 32, 48, 64, 96, 128, 192, 256	Kbytes	39
,	Data flash memory	4, 8 Kbytes		16 Kbytes	,	
	RAM	4, 6, 8, 10, 16, 20 Kbytes		1.5, 2, 3, 4, 6, 8, 12, 16 Kbytes		
Reset	Number of reset	7		7		42
	sources					
	Power-on-clear	When power supply is rising:	1.56 V (TYP.)	When power supply is rising:	1.61 V (TYP.)	
		When power supply is falling:	1.55 V (TYP.)	When power supply is falling:	1.59 V (TYP.)	
Voltage de	etection function	Voltage is detected:	1 point	Voltage is detected:	1 point	48
		·Interrupt & reset mode:	4 levels	·Reset mode	10 levels	
		·Reset mode:	6 levels	Interrupt mode	10 levels	
		 Interrupt mode: 	6 levels			
Clock	Main system clock	1 MHz to 20 MHz		2 MHz to 20 MHz		49
	Subsystem clock	32.768 kHz		-		
F	On-chip oscillator	Low-speed (f _{II}): 15 kHz (TYP.)		Low-speed (f _{IL}): 30 kHz (TYP.)		
	en en p econator	High-speed (f _{II}): 1, 4, 8, 12, 16, 24, 32, 48, 64 MHz		High-speed (f_{H}): 4, 8 MHz (TYP.)		
		(TYP.)	.2, .0, 0			
	PLL	PLL multiplication factor: ×3, ×4,	× 6, × 8	PLL multiplication factor: ×1, ×6	, × 8	
	WDT-dedicated	15 kHz (TYP.)				
	low-speed on-chip	. ,		-		
	oscillator					
	Clock monitor	Provided		Provided		
	function					
I/O port		I/O: 38		I/O: 32		57
-		(CMOS/N-ch I/O: 16 (Note 3))		(CMOS/N-ch I/O: 1 (Note 4))		
		Input-only: 5 (Shared with oscillat	tor pins: 4)	Input-only: 4		
		Output-only: 1		Output-only: 1		
				N-ch open-drain I/O (6 V toleran	ce): 4	
Interrupts	External	13 (Note 6), 14 (Note 5) sources		10 sources		63
	Internal	41 (Note 6), 48 (Note 5) sources		36 (Note 8), 40 (Note 7) sources		
	Key input	8 channels		4 channels		
	Number of interrupt	54 (Note 6), 62 (Note 5) sources		46 (Note 8), 50 (Note 7) sources		
	sources					
Watchdog	timer	Provided		Provided		65

Notes 1. This table does not show all the functions provided for the RL78/F14.

2. The details about porting each function are described on the pages shown.

3. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM1, POM6, POM7, POM12). For details, see **CHAPTER 3 PIN assignment** and the user's manual.

4. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM7). For details, see **CHAPTER 3 PIN assignment** and the user's manual.

- 5. R5F10PGx (x = G, H, J) products
- 6. R5F10PGx (x = D, E, F) products
- 7. μPD78F18yy (yy = 26, 27, 28, 29, 30) products
- 8. µPD78F18yy (yy = 12, 13, 14, 15, 16, 17) products



Table 1-5 Major functions of RL78/F14 (48 pins) which are portable from 78K0R/FC3 (48 pins) (2/2)

Fur	nction (Note 1)	RL78	3/F14 (48 pins)	78K0R/	FC3 (48 pins)	Page (Note 2)
DMA		DTC: 1 circuit: (38 (N	lote 4), 44 (Note 3) sources)	DMA: 4 channels		67
Timer		TAU0: 8 channels, TAU	J1: 4 (Note 4), 8 (Note 3) channels	TAU0: 8 channels, TAU	1: 8 channels	73
		Timer RD:	2 channels		-	
		Timer RJ:	1 channel		-	
			-	16-bit wakeup timer:	1 channel	
		Real-time clock:	Provided	· ·	-	
Serial	SAU	SAU0/SAU1		SAU0/SAU1		105
interface		·CSI: 4 channels		·CSI: 2 channels		
		·Simplified I ² C (Note	5): 4 channels	 Simplified I²C (Note 5): 	1 channel	
		UART: 2 channels		,		
	I ² C	IICA	1 channel		-	
	LIN-UART	RLIN3:1 (Note 4), 2 (RLIN3:1 (Note 4), 2 (Note 3) channels		ote 6)	
	CAN	RS-CAN lite:	1 channel	0 (Note 8), 1 (Note 7) cł	nannel	
A/D conver	rter	10-bit resolution: 15 (Note 4), 18 (Note 3) channels	10-bit resolution: 11 cha	annels	112
D/A conver	rter	8-bit resolution:	1 channel		-	-
Flash mem	ory	Library is necessary	for rewriting flash memory	Library is necessary for	rewriting flash memory	-
Operation	frequency	Grade L:	32 MHz (MAX.)	(A) grade products:	24 MHz (MAX.)	-
		Grade K:	24 MHz (MAX.)	(A2) grade products:	24 MHz (MAX.)	
		Grade Y:	24 MHz (MAX.)		. ,	
Operating	ambient temperature	Grade L:	-40 to +105°C	(A) grade products:	-40 to +85°C	-
. 0		Grade K:	-40 to +125°C	(A2) grade products:	-40 to +125°C	
		Grade Y:	-40 to +150°C			

Notes 1. This table does not show all the functions provided for the RL78/F14.

- 2. The details about porting each function are described on the pages shown.
- 3. R5F10PGx (x = G, H, J) products
- 4. R5F10PGx (x = D, E, F) products
- 5. The simplified I²C (SAU) can perform only master transmission and master reception.
- 6. LIN reception can be performed by using TAU in combination.
- 7. µPD78F18yy (yy = 26, 27, 28, 29, 30) products
- 8. µPD78F18yy (yy = 12, 13, 14, 15, 16, 17) products



1.5 40-pin Products

Since the RL78/F14 does not support 40-pin products, Table 1-6 shows the comparison of major functions between the 48-pin products of the RL78/F14 and the 40-pin products of the 78K0R/FC3.

Fur	nctions (Note 1)	RL78/F14 (48 pi	ns)	78K0R/FC3 (40 pins)		Page (Note 2)
CPU		RL78 CPU core		78K0R CPU core		20
Memory	Code flash memory	48, 64, 96, 128, 192, 256 Kbytes		24, 32, 48, 64 Kbytes		39
-	Data flash memory	4, 8 Kbytes		16 Kbytes		
	RAM	4, 6, 8, 10, 16, 20 Kbytes		1.5, 2, 3, 4 Kbytes		
Reset	Number of reset	7		7		42
	sources					
	Power-on-clear	When power supply is rising: When power supply is falling:	1.56 V (TYP.) 1.55 V (TYP.)	When power supply is rising: When power supply is falling:	1.61 V (TYP.) 1.59 V (TYP.)	
Voltage de	tection function	Voltage is detected: ·Interrupt & reset mode: ·Reset mode: ·Interrupt mode:	1 point 4 levels 6 levels 6 levels	Voltage is detected: ·Reset mode ·Interrupt mode	1 point 10 levels 10 levels	48
Clock	Main system clock	1 MHz to 20 MHz		2 MHz to 20 MHz		49
	Subsystem clock	32.768 kHz		-		
	On-chip oscillator	Low-speed (f _{IL}): 15 kHz (TYP.) High-speed (f _{IH}): 1, 4, 8, 12, 16, (TYP.)	24, 32, 48, 64 MHz	Low-speed (f_{IL}): 30 kHz (TYP.) High-speed (f_{IH}): 4, 8 MHz (TYP.)		
	PLL	PLL multiplication factor: x3, x4, x6, x8		PLL multiplication factor: ×1, ×6,	x 8	
	WDT-dedicated low-speed on-chip oscillator	15 kHz (TYP.)		-		
	Clock monitor function	Provided		Provided		
I/O port		I/O: 38 (CMOS/N-ch I/O: 16 (Note 3)) Input-only: 5 (Shared with oscilla Output-only: 1		I/O: 27 (CMOS/N-ch I/O: 1 (Note 4)) Input-only: 2 N-ch open-drain I/O (6 V toleranc	e): 4	57
Interrupts	External	13 (Note 6), 14 (Note 5) sources		9 sources		63
	Internal	41 (Note 6), 48 (Note 5) sources		34 sources]
	Key input	8 channels		4 channels		1
	Number of interrupt sources	54 (Note 6), 62 (Note 5) sources		43 sources		
Watchdog	timer	Provided		Provided		65

Notes 1. This table does not show all the functions provided for the RL78/F14.

- 2. The details about porting each function are described on the pages shown.
- 3. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM1, POM6, POM7, POM12). For details, see **CHAPTER 3 PIN assignment** and the user's manual.
- 4. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM7). For details, see **CHAPTER 3 PIN assignment** and the user's manual.
- 5. R5F10PGx (x = G, H, J) products
- 6. R5F10PGx (x = D, E, F) products



Table 1-6 Major functions of RL78/F14 (48 pins) which are portable from 78K0R/FC3 (40 pins) (2/2)

Fur	nction (Note 1)	RL78/	F14 (48 pins)	78K0R/	FC3 (40 pins)	Page (Note 2)
DMA		DTC: 1 circuit (38 (Note	e 4), 44 (Note 3) sources)	DMA: 2 channels		67
Timer		TAU0: 8 channels, TAU1: 4 (Note 4), 8 (Note 3) channels		TAU0: 8 channels, TAU1: 8 channels		73
		Timer RD:	2 channels		-	
		Timer RJ:	1 channel		-	
			- 16-bit w		1 channel	
		Real-time clock:	Provided		-	
Serial interface	SAU	SAU0/SAU1 •CSI: 4 channels •Simplified I ² C (Note 5) •UART: 2 channels	: 4 channels	SAU0/SAU1 •CSI: 2 channels •Simplified I ² C (Note 5):	: 1 channel	105
	I ² C	IICA:	1 channel		-	
	LIN-UART	RLIN3:1 (Note 4), 2 (Note 4),	ote 3) channels	UARTF: 2 channels (No	ote 6)	
	CAN	RS-CAN lite:	1 channel		-	
A/D conve	rter	10-bit resolution: 15 (N	ote 4), 18 (Note 3) channels	10-bit resolution: 8 char	nnels	112
D/A conve	rter	8-bit resolution:	1 channel		-	-
Flash merr	nory	Library is necessary for	r rewriting flash memory	Library is necessary for	rewriting flash memory	-
Operation	frequency	Grade L:	32 MHz (MAX.)	(A) grade products:	24 MHz (MAX.)	-
-		Grade K:	24 MHz (MAX.)	(A2) grade products:	24 MHz (MAX.)	
		Grade Y:	24 MHz (MAX.)			
Operating	ambient temperature	Grade L:	-40 to +105°C	(A) grade products:	-40 to +85°C	-
		Grade K: Grade Y:	-40 to +125°C -40 to +150°C	(A2) grade products:	-40 to +125°C	

Notes 1. This table does not show all the functions provided for the RL78/F14.

- 2. The details about porting each function are described on the pages shown.
- 3. R5F10PGx (x = G, H, J) products
- 4. R5F10PGx (x = D, E, F) products
- 5. The simplified I²C (SAU) can perform only master transmission and master reception.

6. LIN reception can be performed by using TAU in combination.



1.6 32-pin Products

Table 1-7 Major functions of RL78/F14 (32 pins) which are portable from 78K0R/FB3 (32	pins) (1/2)
---	-------------

	nctions (Note 1)	RL78/F14 (32 pin:	s)	78K0R/FB3 (32 p	ins)	Page (Note 2)
CPU		RL78 CPU core		78K0R CPU core		20
Memory	Code flash memory	48, 64 Kbytes		24, 32, 48, 64 Kbytes		39
	Data flash memory	4 Kbytes		16 Kbytes		
	RAM	4, 6 Kbytes		1.5, 2, 3, 4 Kbytes		1
Reset	Number of reset	7		7		42
	sources					
	Power-on-clear	When power supply is rising:	1.56 V (TYP.)	When power supply is rising:	1.61 V (TYP.)	
		When power supply is falling:	1.55 V (TYP.)	When power supply is falling:	1.59 V (TYP.)	
Voltage de	etection function	Voltage is detected:	1 point	Voltage is detected:	1 point	48
		 Interrupt & reset mode: 	4 levels	·Reset mode	10 levels	
		Reset mode:	6 levels	 Interrupt mode 	10 levels	
		 Interrupt mode: 	6 levels			
Clock	Main system clock	1 MHz to 20 MHz		2 MHz to 20 MHz		49
	Subsystem clock	-		-		
	On-chip oscillator	Low-speed (fill): 15 kHz (TYP.)		Low-speed (fill): 30 kHz (TYP.)		
		High-speed (f _i): 1, 4, 8, 12, 16, 2 (TYP.)	4, 32, 48, 64 MHz	High-speed (f_{IH}): 4, 8 MHz (TYP.)		
	On-chip oscillator	low-speed (f _{II}):	15 kHz (TYP.)	Low-speed (f _{II}):	30 kHz (TYP.)	
		high-speed (f _{IH}):	64 MHz (TYP.)	High-speed (f _{IH}):	8 MHz (TYP.)	
			48 MHz (TYP.)		4 MHz (TYP.)	
			32 MHz (TYP.)			
			24 MHz (TYP.)			
			16 MHz (TYP.)			
			12 MHz (TYP.)			
			8 MHz (TYP.)			
			4 MHz (TYP.)			
			1 MHz (TYP.)			
	PLL	PLL multiplication factor: ×3, ×4, >	× 6, × 8	PLL multiplication factor: ×1, ×6,	× 8	
	WDT-dedicated	15 kHz (TYP.)				
	low-speed on-chip			-		
	oscillator					
	Clock monitor	Provided		Provided		
	function					
I/O port		I/O: 25		I/O: 19		57
		(CMOS/N-ch I/O: 13 (Note 3))		(CMOS/N-ch I/O: -)		
		Input-only: 3 (Shared with oscillato	or pins: 2)	Input-only: 2		
				N-ch open-drain I/O (6 V tolerand	e): 4	
Interrupts	External	9 sources		8 sources		63
	Internal	41 sources		31 sources		
	Key input	6 channels		-		
	Number of interrupt sources	50 sources		39 sources		
Watchdog		Provided		Provided		65

Notes 1. This table does not show all the functions provided for the RL78/F14.

2. The details about porting each function are described on the pages shown.

3. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM1, POM6, POM12). For details, see **CHAPTER 3 PIN assignment** and the user's manual.



Table 1-7 Major functions of RL78/F14 (32 pins) which are portable from 78K0R/FB3 (32 pins) (2/2)

Fur	nction (Note 1)	RL78/	F14 (32 pins)	78K0R	/FB3 (32 pins)	Page (Note 2)
DMA		DTC: 1 circuit (37 source	ces)	DMA: 2 channels		67
Timer		TAU0: 8 channels, TAU	J1: 4 channels	TAU0: 8 channels, TAU	J1: 5 channels	73
		Timer RD:	2 channels		-	
		Timer RJ:	1 channel		-	
			-	16-bit wakeup timer:	1 channel	
		Real-time clock:	Provided		-	
Serial interface	SAU	SAU0/SAU1 ·CSI: 3 channels ·Simplified I ² C (Note 3) ·UART: 2 channels	: 3 channels	SAU0/SAU1 ·CSI: 2 channels ·Simplified I ² C (Note 3)): 1 channel	105
	l ² C	IICA:	1 channel		-	
	LIN-UART	RLIN3:	1 channel	UARTF:	2 channels (Note 4)	_
	CAN	RS-CAN lite:	1 channel		-	
A/D conve	rter	10-bit resolution:	10 channels	10-bit resolution:	6 channels	112
D/A conve	rter	8-bit resolution:	1 channel		-	-
Flash merr	nory	Library is necessary for	rewriting flash memory	Library is necessary fo	r rewriting flash memory	-
Operation	frequency	Grade L:	32 MHz (MAX.)	(A) grade products:	24 MHz (MAX.)	-
		Grade K:	24 MHz (MAX.)	(A2) grade products:	24 MHz (MAX.)	
		Grade Y:	24 MHz (MAX.)			
Operating	ambient temperature	Grade L:	-40 to +105°C	(A) grade products:	-40 to +85°C	-
		Grade K: Grade Y:	-40 to +125°C -40 to +150°C	(A2) grade products:	-40 to +125°C	

Notes 1. This table does not show all the functions provided for the RL78/F14.

2. The details about porting each function are described on the pages shown.

3. The simplified I²C (SAU) can perform only master transmission and master reception.

4. LIN reception can be performed by using TAU in combination.



1.7 **30-pin Products**

Table 1-8 Major functions of RL78/F14 (30 pins) which are portable from 78K0R/FB3 (30 pins) (7	1/2)
--	------

Fur	nctions (Note 1)	RL78/F14 (30 pi	ns)	78K0R/FB3 (30 p	ins)	Page (Note 2)
CPU		RL78 CPU core		78K0R CPU core		20
Memory	Code flash memory	48, 64 Kbytes		24, 32, 48, 64 Kbytes		39
	Data flash memory	4 Kbytes		16 Kbytes		
	RAM	4, 6 Kbytes		1.5, 2, 3, 4 Kbytes		1
Reset	Number of reset sources	7		7		42
	Power-on-clear	When power supply is rising: When power supply is falling:	1.56 V (TYP.) 1.55 V (TYP.)	When power supply is rising: When power supply is falling:	1.61 V (TYP.) 1.59 V (TYP.)	
Voltage de	tection function	Voltage is detected: ·Interrupt & reset mode: ·Reset mode: ·Interrupt mode:	1 point 4 levels 6 levels 6 levels	Voltage is detected: ·Reset mode ·Interrupt mode	1 point 10 levels 10 levels	48
Clock	Main system clock	1 MHz to 20 MHz		2 MHz to 20 MHz		49
-	Subsystem clock	-		-		
	On-chip oscillator	Low-speed (f _{IL}): 15 kHz (TYP.) High-speed (f _{IH}): 1, 4, 8, 12, 16, 24, 32, 48, 64 MHz (TYP.)		Low-speed (f_{IL}): 30 kHz (TYP.) High-speed (f_{IH}): 4, 8 MHz (TYP.)		
	PLL	PLL multiplication factor: x3, x4, x6, x8		PLL multiplication factor: $\times 1, \times 6,$	x 8	1
	WDT-dedicated low-speed on-chip oscillator	15 kHz (TYP.)		-		
	Clock monitor function	Provided		Provided		
I/O port		I/O: 23 (CMOS/N-ch I/O: 9 (Note 3)) Input-only: 3 (Shared with oscillat	tor pins: 2)	I/O: 21 (CMOS/N-ch I/O: -) Input-only: 2		57
Interrupts	External	9 sources		8 sources		63
	Internal	40 sources		30 sources]
	Key input	8 channels		-]
	Number of interrupt sources	49 sources		38 sources		1
Watchdog	timer	Provided		Provided		65

Notes 1. This table does not show all the functions provided for the RL78/F14.

2. The details about porting each function are described on the pages shown.

3. N-ch open-drain output can be selected by writing "1" to the target bit of the port output mode register (POM1, POM12). For details, see **CHAPTER 3 PIN assignment** and the user's manual.



Table 1-8 Major functions of RL78/F14 (30 pins) which are portable from 78K0R/FB3 (30 pins) (2/2)

Function (Note 1)		RL78/F14 (30 pins)		78K0R	78K0R/FB3 (30 pins)	
DMA		DTC: 1 circuit (37 source	ces)	DMA: 2 channels		67
Timer		TAU0: 8 channels, TAU1: 4 channels		TAU0: 8 channels, TAU	J1: 5 channels	73
		Timer RD:	2 channels		-	
		Timer RJ:	1 channel		-	
			-	16-bit wakeup timer:	1 channel	
		Real-time clock:	Provided		-	
Serial interface	SAU	SAU0/SAU1 •CSI: 3 channels		SAU0/SAU1 ·CSI: 2 channels		105
		·Simplified I ² C (Note 3): 3 channels ·UART: 2 channels				
	I ² C		-		-	
	LIN-UART	RLIN3:	1 channel	UARTF:	2 channels (Note 4)	
	CAN	RS-CAN lite:	1 channel	CAN:	Not provided	
A/D conve	rter	10-bit resolution:	12 channels	10-bit resolution:	8 channels	112
D/A conve	rter	8-bit resolution:	1 channel		-	-
Flash merr	nory	Library is necessary for	rewriting flash memory	Library is necessary fo	r rewriting flash memory	-
Operation	frequency	Grade L:	32 MHz (MAX.)	(A) grade products:	24 MHz (MAX.)	-
		Grade K:	24 MHz (MAX.)	(A2) grade products:	24 MHz (MAX.)	
		Grade Y:	24 MHz (MAX.)			
Operating	ambient temperature	Grade L:	-40 to +105°C	(A) grade products:	-40 to +85°C	-
		Grade K:	-40 to +125°C	(A2) grade products:	-40 to +125°C	
		Grade Y:	-40 to +150°C			

Notes 1. This table does not show all the functions provided for the RL78/F14.

2. The details about porting each function are described on the pages shown.

3. The simplified I²C (SAU) can perform only master transmission and master reception.

4. LIN reception can be performed by using TAU in combination.



2. CPU

banks

Table 2-1 shows the comparison of CPU functions between the RL78/F14 and the 78K0R/Fx3.

	Table 2-1 Comparison of CPO functions between RL70/F14 and 70R0R/FX5						
Functions	RL78/F14	78K0R/Fx3					
Central processing	RL78 CPU core	78K0R CPU core					
unit							
Number of	81 instructions (Note 1)	75 instructions					
primitive instructions							
Minimum	31.25 ns (f _{CLK} = 32 MHz)	41.67 ns (f _{CLK} = 24 MHz)					
instruction execution time	51.25 H5 (ICLK - 52 WH2)	+1.07 H3 (ICLK - 24 WH2)					
Multiplier /divider	Multiply 16 bits × 16 bits (signed)	Multiply 16 bits ×16 bits = 32 bits					
(Note 2)	16 bits × 16 bits (unsigned)Divide32 bits ÷ 32 bits (unsigned)	Divide 32 bits ÷ 32 bits					
		= 32 bits, 32-bits remainder (division)					
	Multiply- 16 bits × 16 bits + 32 bits (signed)	-					
	accumulate 16 bits x 16 bits + 32 bits (unsigned)	-					
	Arithmetic instructions supported						
	(extended instruction set)						
Flag	PSW register: 8-bit register	PSW register: 8-bit register					
registers	·CY flag: Carry flag ·ISP0/1 flag: In-service priority flag	•CY flag: Carry flag •ISP0/1 flag: In-service priority flag					
	AC flag: Auxiliary carry flag	•AC flag: Auxiliary carry flag					
	•RBS0/1 flag: Register bank select flag	·RBS0/1 flag: Register bank select flag					
	·Z flag: Zero flag	·Z flag: Zero flag					
	·IE flag: Interrupt request enable flag	·IE flag: Interrupt request enable flag					
General-	(8-bit general-purpose (16-bit general-purpose	(8-bit general-purpose (16-bit general-purpose					
purpose	register) register)	register) register)					
registers	X register A register \rightarrow AX register	X register A register \rightarrow AX register					
	C register B register \rightarrow BC register	C register B register \rightarrow BC register					
	E register D register \rightarrow DE register	E register D register → DE register					
	L register H register \rightarrow HL register	L register H register \rightarrow HL register					
	Two of 8-bit registers above can be used in a pair as	Two of 8-bit registers above can be used in a pair					
Niverski se st	a 16-bit register.	as a 16-bit register.					
Number of register	4	4					
honko							

Table 2-1 Comparison of CPU functions between RL78/F14 and 78K0R/Fx3

Notes 1. The difference from 78K0R/Fx3 is 6 instructions; multiply, divide, and multiply & accumulate instructions.

2. The RL78/F14 supports Multiply/divide/multiply & accumulate instructions.



3. PIN assignment

The comparison of pin assignments between the RL78/F14 (48 pins) and the 78K0R/FC3 (48 pins) is shown in Table 3-1.

Also, the comparison of the pin functions between the RL78/F14 and the 78K0R/Fx3 is shown in Table 3-2 to Table 3-8, broken down by the number of pins for each product.

3.1 Comparison of pin assignments (Example of 48-pin products)

Table 3-1 Comparison of pin assignments between RL78/F14 (48 pins) and 78K0R/FC3 (48 pins) (1/5)

Pin No.	RL78/F14	78K0R/FC3	Match determination	Differences in functions
1	P120	P120	•	[RL78] N-ch open-drain output can be selected using the POM12 register
	INTP4	INTP0		
	TI07	TI11		
	TO07	TO11		
		EXLVI	-	[78K0R] Potential input for external low-voltage detection (Note 1)
	SO01	-		[RL78] Serial data output from CSI01
	ANI25	-		[RL78] Analog input pin
	TRDIOD0	-		[RL78] Timer RD timer input/output
2	P41	P41	•	
-	TI10	TI07		
	TO10	TO07		
	-	TOOL1	-	[78K0R] Clock output for debugger (Note 1)
	TRJIO0	-		[RL78] Timer RJ timer input/output
	SNZOUT2	-		[RL78] SNOOZE status output
	VCOUT	_		[RL78] Comparator output pin
3	P40			
3		P40	•	[RL78] After a reset release, the PU40 bit is set to "1" (On-chip pull-u resistor connected).
	TOOL0	TOOL0	•	
	-	TI05		[78K0R] External count clock input to 16-bit timer
	-	TO05		[78K0R] 16-bit timer output
4	RESET	RESET	•	
5	P124	P124	•	
	EXCLKS	EXCLKS	•	
	XT2	-		[RL78] Resonator connection pin for the subsystem clock
6	P123	P123	•	
	XT1	-		[RL78] Resonator connection pin for the subsystem clock
7	-	FLMD0		[78K0R] Pin for setting flash memory programming mode (Note 1)
	P137	-		[RL78] Input port
	INTP0	-		[RL78] External interrupt input
8	P122	P122	•	
	X2	X2	•	
	EXCLK	EXCLK	•	
9	P121	P121	•	
	X1	X1	•	
10	REGC	REGC	•	
11	V _{SS}	V _{SS}	•	
	-	EV _{SS}		
12	V _{DD}	V _{DD}	•	
	-	EV _{DD}		
13	P60	P60	•	[RL78] N-ch open-drain output can be selected using the POM6 register
	SCK00	SCK00	•	
	SCL00	SCL11		
14	P61	P61	•	[RL78] N-ch open-drain output can be selected using the POM6 register
	SI00	SI00	•	
	SDA00	SDA11	•	
	RXD0	SDATI		IDL 791 Carial data input to LIADTO
	-	-		[RL78] Serial data input to UART0

Remark The functions indicated by the outline characters on a black background are selected after a reset.

• = From the functions and names point of view, the pins are the same as the RL78/F14 pins.



Table 3-1 Comparison of pin assignments between RL78/F14 (48 pins) and 78K0R/FC3 (48 pins) (2/5)

Pin No.	RL78/F14	78K0R/FC3	Match determination	Differences in functions
15	P62	P62	•	[RL78] N-ch open-drain output can be selected using the POM6 register
	SO00	SO00	•	
	TXD0	-		[RL78] Serial data output from UART0
	SCLA0	-		[RL78] Clock input/output for IICA0
16	P63	P63	•	[RL78] N-ch open-drain output can be selected using the POM6 register
	SSI00	<u>SSI00</u>	•	
	SDAA0	-		[RL78] Serial data input/output for IICA0
17	P00	P00	•	
	TI05	TI05	•	
	TO05	TO05	•	
	INTP9	INTP7		
18	P140	P140	•	[78K0R] Output port after a reset
	PCLBUZ0	PCL	A	[78K0R] Clock output [RL78] Clock output/buzzer output
19	P130	P130	٠	[78K0R, RL78] Output port after a reset
	RESOUT	RESOUT	•	
20	P73	P73	•	[RL78] (Note 2)
	KR3	KR3	•	
	-	LRxD1		[78K0R] Serial data input to LIN-UART1 \rightarrow [RL78: 33 pin]
	-	INTPLR1		[78K0R] LIN-UART1 external interrupt input \rightarrow [RL78: 33 pin]
	CRXD0	CRxD	٠	[78K0R] (Note 3)
	SSI11	-		[RL78] Slave select input to CSI11
	SNZOUT7	-		[RL78] SNOOZE status output
21	P72	P72	•	[RL78] N-ch open-drain output can be selected using the POM7 register
	KR2	KR2	•	
	SO11	LTxD1	A	[78K0R] Serial data output from LIN-UART1 \rightarrow [RL78:34 pin] [RL78] Serial data output from CSI11.
	ANI28	-		[RL78] A/D converter analog input (Note 4)
	CTXD0	CTxD	•	[78K0R] (Note 3)
	SNZOUT6		-	[RL78] SNOOZE status output
22	P71	P71	•	[RL78] N-ch open-drain output can be selected using the POM7 register
	KR1	KR1	•	
	INTP6	INTP6	•	
	TI17	TI17	•	[RL78] (Note 4)
	TO17	TO17	•	[RL78] (Note 4)
	ANI27	-		[RL78] A/D converter analog input (Note 4)
	SCK11	-		[RL78] Clock input/output for CSI11
	SCL11	-		[RL78] Clock output from simplified I ² C
	SNZOUT5	-		[RL78] SNOOZE status output

Remark The functions indicated by the outline characters on a black background are selected after a reset.

• = From the functions and names point of view, the pins are the same as the RL78/F14 pins.



Table 3-1 Comparison of pin assignments between RL78/F14 (48 pins) and 78K0R/FC3 (48 pins) (3/5)

Pin			Match	
No.	RL78/F14	78K0R/FC3	determination	Differences in functions
23	P70	P70	•	[RL78] N-ch open-drain output can be selected using the POM7
				register.
	KR0	KR0	•	
	INTP8	INTP5		
	TI15	TI15	•	[RL78] (Note 4)
	TO15	TO15	•	[RL78] (Note 4)
	-	LVIOUT		[78K0R] Low-voltage detection flag output (Note 1)
	ANI26	-		[RL78] A/D converter analog input (Note 4)
	SI11	-		[RL78] Serial data input to CSI11
	SDA11	-		[RL78] Serial data input/output for simplified I ² C
04	SNZOUT4	-		[RL78] SNOOZE status output
24	P32	P32	•	
	INTP7	INTP4	A	
	TI16 TO16	TI13 TO13		[RL78] (Note 4) [RL78] (Note 4)
25	P30	P30	•	
25			•	
	SSI00 INTP2	SSI00 INTP2		
			•	
	TI01 TO01	TI01 TO01	•	
	TRDIOD1	-	•	[PL 79] Timor PD1 input/output
		-		[RL78] Timer RD1 input/output
	SNZOUT0	-		[RL78] SNOOZE status output
26	P17	P17	•	[RL78] N-ch open-drain output can be selected using the POM1 register.
F	SCK00	SCK00	•	
	TI00	TI14	A	
	TO00	TO14		
	TRDIOB1	-		[RL78] Timer RD1 input/output
	SCL00	-		[RL78] Clock output for simplified I ² C
	INTP3	-		[RL78] External interrupt request input for which the valid edge can be specified
27	P16	P16	•	RL78] N-ch open-drain output can be selected using the POM1 register.
	SI00	SI00	•	
	TI02	TI12	•	
	TO02	TO12		
	TRDIOC1	-	_	[RL78] Timer RD1 input/output
	SDA00	-		[RL78] Serial data input/output for simplified I ² C
	RXD0	-		[RL78] Serial data input to UART0
	TOOLRXD	-		[RL78] UART reception pin for the external device connection used
28	P15	P15	•	during flash memory programming [RL78] N-ch open-drain output can be selected using the POM1
20			-	register.
	SO00	SO00	•	
	TI05	TI10		
	TO05	TO10		
	TRDIOA1	-		[RL78] Timer RD1 input/output
	TRDIOA0	-		[RL78] Timer RD0 input/output
	TRDCLK0	-		[RL78] Timer RD external clock input
	TXD0	-		[RL78] Serial data output from UART0
	TOOLTXD	-		[RL78] UART transmission pin for the external device connection used
				during flash memory programming
	RTC1HZ	-		[RL78] Real-time clock correction clock (1 Hz) output

Remark The functions indicated by the outline characters on a black background are selected after a reset.

• = From the functions and names point of view, the pins are the same as the RL78/F14 pins.



Table 3-1 Comparison of pin assignments between RL78/F14 (48 pins) and 78K0R/FC3 (48 pins) (4/5)

Pin No.	RL78/F14	78K0R/FC3	Match determination	Differences in functions
29	P31	P31	•	
	INTP2	INTP2	•	
	STOPST	STOPST	•	
	TI14	TI11	A	[RL78] (Note 4)
	TO14	TO11		[RL78] (Note 4)
30	P14	P14	•	[RL78] N-ch open-drain output can be selected using the POM1
30	F14	F14	•	register.
	TI06	TI06	•	
	TO06	TO06	•	
	LRXD0	LRxD0	•	
	-	INTPLR0		[78K0R] LIN-UART0 external interrupt
	TRDIOC0	-		[RL78] Timer RD0 input/output
	SCK01			[RL78] Clock input/output for CSI01
	SCL01	-		[RL78] Clock output from simplified I ² C
04				
31	P13	P13	•	[RL78] N-ch open-drain output can be selected using the POM1 register.
	LTXD0	LTxD0	•	
	TI04	TI04	•	
	TO04	TO04	•	
	TRDIOA0	-	•	[RL78] Timer RD0 input/output
	TRDCLK0	-		[RL78] Timer RD external clock input
		-		[RL78] Slave select input to CSI01
	SI01	-		
	SDA01	-		[RL78] Serial data input/output for simplified I ² C
32	P12	P12	•	[RL78] N-ch open-drain output can be selected using the POM1 register.
	SO10	SO10	•	
	INTP5	INTP3		
	TI11	TI16		
-			A	
	TO11	TO16		
	TRDIOD0	-		[RL78] Timer RD0 input/output
	TXD1	-		[RL78] Serial data output from UART1
	SNZOUT3	-		[RL78] SNOOZE status output
33	P11	P11	•	[RL78] N-ch open-drain output can be selected using the POM1 register.
	SI10	SI10	•	
	LRXD1	LRxD1	•	[RL78] (Note 4)
	TI12	TI02		
	TO12	TO02		
	1012	INTPLR1	-	[78K0R] LIN-UART1 external interrupt input
	TRDIOB0			
		-		[RL78] Timer RD0 input/output
	SDA10	-		[RL78] Serial data input/output for simplified I ² C
	RXD1	-		[RL78] Serial data input to UART1
~ 1	CRXD0	CRxD	•	[78K0R] (Note 3)
34	P10	P10	•	[RL78] N-ch open-drain output can be selected using the POM1 register.
	SCK10	SCK10	•	
	LTXD1	LTxD1	•	[RL78] (Note 4)
	TI13	TI00	A	
	TO13	TO00		
	TRJO0	-		[RL78] Timer RJ output
	SCL10	-		[RL78] Clock output from simplified I ² C
	CTXD0	CTxD	-	[78K0R] (Note 3)
35			•	
55	AV _{REFP}	AV _{REF}	•	
	P33	-		[RL78] Input/output port
	ANIO	-		[RL78] A/D converter analog input (V _{DD})
36	AV _{REFM}	AV _{SS}	•	
	P34	-		[RL78] Input/output port
	ANI1			[RL78] A/D converter analog input (V _{DD})

Remark The functions indicated by the outline characters on a black background are selected after a reset.

• = From the functions and names point of view, the pins are the same as the RL78/F14 pins.



Table 3-1 Comparison of pin assignments between RL78/F14 (48 pins) and 78K0R/FC3 (48 pins) (5/5)

Pin No.	RL78/F14	78K0R/FC3	Match determination	Differences in functions
37	P80	P80	•	
	ANI2	ANI00		
	ANO0	-	_	[RL78] D/A converter output
38	P81	P81	•	
00	ANI3	ANI01		
	IVCMP00	-	-	[RL78] Comparator analog voltage input
39	P82	P82	•	
00	ANI4	ANI02		
	IVCMP01	-		[RL78] Comparator analog voltage input
40	P83	P83	•	
40	ANI5	ANI03	▲	
	KR0	-		[RL78] Key interrupt input
	IVCMP02	-		[RL78] Comparator analog voltage input
41	P84	P84	•	
	ANI6	ANI04	•	
	KR1	-		[RL78] Key interrupt input
	IVCMP03	-		[RL78] Comparator analog voltage input
42	P85	P85	•	
72	ANI7	ANI05	▲	
	KR2	-	-	[RL78] Key interrupt input
	IVREF0	-		[RL78] Comparator reference voltage input pin
43	P86	P86	•	
-10	ANI8	ANI06		
	KR3		-	[RL78] Key interrupt input
44	P87	P87	•	
		ANI07		
	ANI9	ANIU7	A	
45	KR4	-		[RL78] Key interrupt input
45	P90	P90	•	
	ANI10	ANI08		
40	KR5	-		[RL78] Key interrupt input
46	P91	P91 ANI09	•	
	ANI11	AINIU9		[PI 79] Kov interrupt input
47	KR6 P92	- P92		[RL78] Key interrupt input
41			•	
	ANI12	ANI10		
40	KR7	-		[RL78] Key interrupt input
48	P125	P125	•	
	INTP1	INTP1	•	
	TI03	TI03	•	
	TO03	TO03	•	
	-	ADTRG		[78K0R] A/D converter external trigger input (Note 1)
	ANI24	-		[RL78] A/D converter analog input (EV _{DD})
	TRDIOB0	-		[RL78] Timer RD0 input/output
	SSI01	-		[RL78] Slave select input to CSI01 (SPI01)
	SNZOUT1	-		[RL78] SNOOZE status output

Remark The functions indicated by the outline characters on a black background are selected after a reset.

• = From the functions and names point of view, the pins are the same as the RL78/F14 pins.

 \blacktriangle = The functions are the same; however the names of the pins are different.

Notes 1. Pin only available on the 78K0R/FC3.

- 2. In R5F10PGG, R5F10PGH, and R5F10PGJ, be sure to clear the PMC73 bit to "0".
- 3. µPD78F1812-78F1817 products are not equipped with either CRxD pin or CTxD pin.
- 4. R5F10PGD, R5F10PGE, and R5F10PGF products are not equipped with the pin function.



3.2 Comparison of pin functions between each product

3.2.1 100-pin products

Pin	RL78/F14 (100 pins)	78K0R/FG3 (100 pins)	Differences in functions
number	,	,	
1	P153/SCK11	P153/SCK11	
2	P152/SI11	P152/SI11	
3	P151/SO11	P151/SO11	
4	P150/SSI11	P150	[RL78] SSI11 function is added
5	<u>P47</u> /INTP13	<u>P47</u> /INTP8	
6	<u>P46</u> /TI12/TO12	P46/TI12/TO12	
7	<u>P45</u> /TI10/TO10	<u>P45</u> /TI10/TO10	
8	<u>P44</u> /TI07/TO07	<u>P44</u> /TI07/TO07	
9	<u>P43</u> /LRXD0	P43/RxD2/INTPR2/SDA20	[RL78] LRXD0 function added [78K0R] RxD2/INTPR2/SDA20 functions deleted
10	P42/LTXD0	P42/TxD2/SCL20	[RL78] LTXD0 function added [78K0R] TxD2/SCL20 functions deleted
11	P41/TI10/TO10/TRJI00/VCOUT0/SNZOUT2	P41/TOOL1/TI07/TO07	[RL78] TRJIO0/VCOUT0/SNZOUT2 functions added [78K0R] TOOL1 function deleted
12	P40 (Note 2)/TOOL0	P40/TOOL0/TI05/TO05	[78K0R] TI05/TO05 functions deleted
13	RESET	RESET	
14	P124/XT2/EXCLKS	P124/EXCLKS	[RL78] XT2 function added
15	P123/XT1	P123	[RL78] XT1 function added
16	<u>P137</u> /INTP0	FLMD0	[RL78] P137/INTP0 functions added [78K0R] FLMD0 function deleted
17	P122/X2/EXCLK	P122/X2/EXCLK	
18	P121/X1	P121/X1	
19	REGC	REGC	
20	V _{SS}	V _{SS}	
21	EV _{SS0}	EV _{SS0}	
22	V _{DD}	V _{DD}	
23	EVDDO	EVDD0	
24	P60 (Note 1)/SCK00/SCL00	P60/SCK00/SCL11	
25	P61 (Note 1)/SI00/SDA00 (Note 1)/RXD0	P61/SI00/SDA11	[RL78] RXD0 function added
26	P62 (Note 1)/SO00/TXD0/SCLA0 (Note 1)	P62/SO00	[RL78] TXD0/SCLA0 functions added
27	P63 (Note 1)/SSI00/SDAA0 (Note 1)	P63/SSI00	[RL78] SDAA0 function added
28	P64/TI14/T014/SNZOUT3	P64/TI14/TO14	[RL78] SNZOUT3 function added
29	P65/TI16/TO16/SNZOUT2	<u>P65</u> /TI16/TO16	[RL78] SNZOUT2 function added
30	<u>P66</u> /TI00/TO00	<u>P66</u> /TI00/TO00	
31	<u>P67</u> /TI02/TO02	<u>P67</u> /TI02/TO02	
32	P154/SNZOUT7	<u>P154</u> /Tl24/TO24	[RL78] SNZOUT7 function added [78K0R] Tl24/TO24 functions deleted
33	P155/SNZOUT6	P155/TI25/TO25	[RL78] SNZOUT6 function added [78K0R] Tl25/TO25 functions deleted
34	P00/TI05/TO05/INTP9	P00/TI05/TO05/INTP7	
35	P156/SNZOUT5	<u>P156</u> /TI26/TO26	[RL78] SNZOUT5 function added [78K0R] TI26/TO26 functions deleted
36	P157/SNZOUT4	P157/TI27/TO27	[RL78] SNZOUT4 function added [78K0R] TI27/TO27 functions deleted
37	P140/PCLBUZ0	P140/PCL	
38	P130/RESOUT	P130/RESOUT	
39	P77/KR7/SSI10/INTP12	P77/KR7/SSI01	[RL78] INTP12 function added
40	P76/KR6/SCK10	P76/KR6/SCK01	
41	P75/KR5/SI10/RXD1	P75/KR5/SI01	[RL78] RXD1 function added
42	P74/ANI30/KR4/SO10/TXD1	P74/KR4/S001	[RL78] ANI30/TXD1 functions added
74	EV _{ss1}	EV _{SS1}	



Table 3-2 Comparison of pin functions between RL78/F14 (100 pins) and 78K0R/FG3 (2/3)

Pin number	RL78/F14 (100 pins)	78K0R/FG3 (100 pins)	Differences in functions
44	P73/ <u>ANI29</u> /KR3/CRXD0/SSI11/SNZOUT7	P73/KR3/CRxD/LRxD1/INTPLR1	[RL78] ANI29/SSI11/SNZOUT7 functions added [78K0R] LRxD1/INTPLR1 functions deleted
45	P72 (Note 1)/ <u>ANI28</u> /KR2/CTXD0/SO11/ SNZOUT6	P72/KR2/CTxD/LTxD1	[RL78] ANI28/SO11/SNZOUT6 functions added [78K0R] LTxD1 function deleted
46	P71 (Note 1)/ <u>ANI27</u> /KR1/TI17/TO17/INTP6/ SCK11/SCL11/SNZOUT5	<u>P71</u> /KR1/INTP6/TI17/TO17	[RL78] ANI27/SCK11/SCL11/SNZOUT5 functions added
47	P70 (Note 1)/ <u>ANI26</u> /KR0/TI15/TO15/INTP8/ SI11/SDA11 (Note 1)/SNZOUT4	P70/KR0/INTP5/TI15/TO15/LVIOUT	[RL78] ANI26/SI11/SDA11/SNZOUT4 functions added [78K0R] LVIOUT function deleted
48	P03/RTC1HZ	<u>P03</u>	[RL78] RTC1HZ function added
49	P32/TI16/TO16/INTP7	P32/INTP4/TI13/TO13	
50	P30/TI01/TO01/TRDIOD1/SSI00/INTP2/ SNZOUT0	P30/SSI00/INTP2/TI01/TO01	[RL78] TRDIOD1/SNZOUT0 functions added
51	P17 (Note 1)/TI00/TO00/TRDIOB1/SCK00/ SCL00/INTP3	P17/SCK00/TI14/TO14	[RL78] TRDIOB1/SCL00/INTP3 functions added
52	P16 (Note 1)/TI02/TO02/TRDIOC1/SI00/ SDA00 (Note 1)/RXD0/TOOLRXD	P16/SI00/TI12/TO12	[RL78] TRDIOC1/SDA00/RXD0/TOOLRXD functions added
53	EV _{DD1}	EV _{DD1}	
54	P15 (Note 1)/TI05/TO05/TRDIOA1/TRDIOA0/ TRDCLK0/SO00/TXD0/TOOLTXD/RTC1HZ	P15/SO00/TI10/TO10	[RL78] TRDIOA1/TRDIOA0/TRDCLK0/TXD0/ TOOLTXD/RTC1HZ functions added
55	P31/TI14/TO14/STOPST/INTP2	P31/INTP2/STOPST/TI11/TO11	
56	P50/SSI01/INTP3	P50/TI20/TO20/INTP3	[78K0R] TI20/TO20 functions deleted
57	P51/SO01/INTP11	<u>P51</u> /Tl21/TO21	[RL78] SO01/INTP11 functions added [78K0R] TI21/TO21 functions deleted
58	P52/SCK01/STOPST	P52/TI22/TO22/STOPST	[RL78] SCK01 function added [78K0R]TI22/TO22 functions deleted
59	P53/SI01/INTP10	<u>P53</u> /TI23/TO23	[RL78] SI01/INTP10 functions added [78K0R] TI23/TO23 functions deleted
60	P14 (Note 1)/TI06/TO06/TRDIOC0/SCK01/ SCL01/LRXD0	P14/LRxD0/INTPLR0/TI06/TO06	[RL78] TRDIOC0/SCK01/SCL01 functions added [78K0R] INTPLR0 function deleted
61	P13 (Note 1)/TI04/TO04/TRDIOA0/TRDCLK0/ SI01/SDA01 (Note 1)/LTXD0	P13/LTxD0/TI04/TO04	[RL78] TRDIOA0/TRDCLK0/SI01/SDA01 functions added
62	P12 (Note 1)/TI11/TO11/TRDIOD0/INTP5/ SO10/TXD1/SNZOUT3	P12/SO10/INTP3/TI16/TO16	[RL78] TRDIOD0/TXD1/SNZOUT3 functions added
63	P11 (Note 1)/TI12/TO12/TRDIOB0/SI10/ SDA10 (Note 1)/RXD1/LRXD1/CRXD0	P11/SI10/LRxD1/INTPLR1/CRxD/TI02/TO02	[RL78] TRDIOB0/SDA10/RXD1 functions added
64	P10 (Note 1)/TI13/TO13/TRJO0/SCK10/ SCL10/LTXD1/CTXD0	P10/SCK10/LTxD1/CTxD/TI00/TO00	[RL78] TRJO0/SCL10 functions added
65	P54/TI11/TO11/SSI10	<u>P54</u> /TI11/TO11	[RL78] SSI10 function added
66	<u>P55</u> /TI13/TO13	P55/TI13/TO13	
67	P56/TI15/TO15/SNZOUT1	<u>P56</u> /TI15/TO15	[RL78] SNZOUT1 function added
68	P57/TI17/TO17/SNZOUT0	<u>P57</u> /Tl17/TO17	[RL78] SNZOUT0 function added
69	P107/LRXD1	<u>P107</u> /ANI23	[RL78] LRXD1 function added [78K0R] ANI23 function deleted
70	P106/LTXD1	<u>P106</u> /ANI22	[RL78] LTXD1 function added [78K0R] ANI22 function deleted
71	P105/ANI23	P105/ANI21	
72	P104/ANI22	<u>P104</u> /ANI20	
73	P33/AV _{REFP} / <u>ANI0</u>	AV _{REF}	[RL78] P33/ANI0 functions added
74	P34/AV _{REFM} / <u>ANI1</u>	AV _{SS}	[RL78] P34/ANI1 functions added



Table 3-2 Comparison of pin functions between RL78/F14 (100 pins) and 78K0R/FG3 (3/3)

Pin number	RL78/F14 (100 pins)	78K0R/FG3 (100 pins)	Differences in functions
75	P80/ <u>ANI2</u> /ANO0	<u>P80</u> /ANI00	[RL78] ANO0 function added
76	P81/ANI3/IVCMP00	<u>P81</u> /ANI01	[RL78] IVCMP00 function added
77	P82/ANI4/IVCMP01	P82/ANI02	[RL78] IVCMP01 function added
78	P83/ANI5/IVCMP02	P83/ANI03	[RL78] IVCMP02 function added
79	P84/ANI6/IVCMP03	P84/ANI04	[RL78] IVCMP03 function added
80	P85/ANI7/IVREF0	<u>P85</u> /ANI05	[RL78] IVREF0 function added
81	P86/ <u>ANI8</u>	<u>P86</u> /ANI06	
82	P87/ <u>ANI9</u>	<u>P87</u> /ANI07	
83	P90/ <u>ANI10</u>	<u>P90</u> /ANI08	
84	P91/ <u>ANI11</u>	<u>P91</u> /ANI09	
85	P92/ <u>ANI12</u>	<u>P92</u> /ANI10	
86	P93/ <u>ANI13</u>	<u>P93</u> /ANI11	
87	P94/ <u>ANI14</u>	<u>P94</u> /ANI12	
88	P95/ <u>ANI15</u>	<u>P95</u> /ANI13	
89	P96/ <u>ANI16</u>	<u>P96</u> /ANI14	
90	P97/ <u>ANI17</u>	<u>P97</u> /ANI15	
91	P100/ <u>ANI18</u>	<u>P100</u> /ANI16	
92	P101/ <u>ANI19</u>	<u>P101</u> /ANI17	
93	P102/ <u>ANI20</u>	<u>P102</u> /ANI18	
94	P103/ <u>ANI21</u>	<u>P103</u> /ANI19	
95	<u>P02</u> /TI06/TO06	P02/TI06/TO06	
96	P127/TI03/TO03	P127/TI03/TO03	
97	P126/TI01/TO01	P126/TI01/TO01	
98	<u>P01</u> /TI04/TO04	<u>P01</u> /TI04/TO04	
99	P125/ <u>ANI24</u> /TI03/TO03/TRDIOB0/ <mark>SSI01</mark> / INTP1/SNZOUT1	P125/INTP1/ADTRG/TI03/TO03	[RL78] ANI24/TRDIOB0/ $\overline{SSI01}$ /SNZOUT1 functions added [78K0R] ADTRG function deleted \rightarrow A/D conversion is available by ELC (Event: INTP1)
100	P120 (Note 1)/ <u>ANi25</u> /TI07/TO07/TRDIOD0/ SO01/INTP4	P120/INTP0/EXLVI	[RL78] TI07/T007/TRDIOD0/S001 functions added [78K0R] EXLVI function deleted

Remark The underlined pin functions are active after a reset.

Notes 1. N-ch open-drain output can be selected by setting the POMx registers (x = 1, 6, 7, 12).

2. After a reset release, the PU40 bit is set to "1" (On-chip pull-up resistor connected).



3.2.2 80-pin products

Pin number	RL78/F14 (80 pins)	78K0R/FF3 (80 pins)	Differences in functions
1	P120 (Note 1)/ <u>ANI25</u> /TI07/TO07/TRDIOD0/ SO01/INTP4	P120/INTP0/EXLVI	[RL78] ANI25/TI07/TO07/TRDIOD0/SO01 functions added
			[78K0R] EXLVI function deleted
2	P47/INTP13 (Note 3)	<u>P47</u> /INTP8	
3	P46/TI12/TO12	P46/TI12/TO12	
4	P45/TI10/TO10	P45/TI10/TO10	
5	<u>P44</u> /TI07/TO07	P44/TI07/TO07	
6	<u>P43</u> /LRXD0	P43/RxD2/INTPR2/SDA20	[RL78] LRXD0 function added [78K0R] RxD2/INTPR2/SDA20 functions deleted
7	P42/LTXD0	P42/TxD2/SCL20	[RL78] LTXD0 function added [78K0R] TxD2/SCL20 functions deleted
8	P41/TI10/TO10/TRJIO0/VCOUT0/SNZOUT2	P41/TOOL1/TI07/TO07	[RL78] TRJIO0/VCOUT0/SNZOUT2 functions added [78K0R] TOOL1 function deleted
9	P40 (Note 2)/TOOL0	P40/TOOL0/TI05/TO05	[78K0R] TI05/TO05 functions deleted
10	RESET	RESET	
10	P124/XT2/EXCLKS	P124/EXCLKS	[RL78] XT2 function added
12	P123/XT1	P123	[RL78] XT1 function added
13	<u>P137</u> /INTP0	FLMD0	[RL78] P137/INTP0 functions added [78K0R] FLMD0 function deleted
14	P122/X2/EXCLK	P122/X2/EXCLK	
15	<u>P121</u> /X1	<u>P121</u> /X1	
16	REGC	REGC	
17	V _{SS}	V _{SS}	
18	EV _{SS0}	EV _{SS}	
19	V _{DD}	V _{DD}	
20	EV _{DD0}	EV _{DD}	
21	P60 (Note 1)/SCK00/SCL00	P60/SCK00/SCL11	
22	P61 (Note 1)/SI00/SDA00 (Note 1)/RXD0	P61/SI00/SDA11	[RL78] RXD0 function added
23	P62 (Note 1)/SO00/TXD0/SCLA0 (Note 1)	<u>P62</u> /SO00	[RL78] TXD0/SCLA0 functions added
24	P63 (Note 1)/SSI00/SDAA0 (Note 1)	<u>P63</u> /SSI00	[RL78] SDAA0 function added
25	P64/TI14 (Note 3)/TO14 (Note 3)/SNZOUT3	<u>P64</u> /TI14/TO14	[RL78] SNZOUT3 function added
26	P65/TI16 (Note 3)/TO16 (Note 3)/SNZOUT2	P65/TI16/TO16	[RL78] SNZOUT2 function added
27	<u>P66</u> /TI00/TO00	<u>P66</u> /TI00/TO00	
28	P67/TI02/TO02	P67/TI02/TO02	
29	P00/T105/T005/INTP9	P00/T105/T005/INTP7	
30	P140/PCLBUZ0	P140/PCL	
31	P130/RESOUT	P130/RESOUT	
32	P77/KR7/SSI10/INTP12 (Note 3)	P77/KR7/SSI01	[RL78] INTP12 function added
33	P76/KR6/SCK10	P76/KR6/SCK01	
34	P75/KR5/SI10/RXD1	P75/KR5/SI01	[RL78] RXD1 function added
35	P74/ <u>ANI30</u> (Note 3)/KR4/SO10/TXD1	P74/KR4/SO01	[RL78] ANI30/TXD1 functions added
36	P73/ <u>ANI29</u> (Note 3)/KR3/CRXD0/SSI11/ SNZOUT7	P73/KR3/CRxD (Note 4)/LRxD1/INTPLR1	[RL78] ANI29/SSI11/SNZOUT7 functions added [78K0R] LRxD1/INTPLR1 functions deleted
37	P72 (Note 1)/ <u>ANI28</u> (Note 3)/KR2/CTXD0/ SO11/SNZOUT6	P72/KR2/CTxD (Note 4)/LTxD1	[RL78] ANI28/SO11/SNZOUT6 functions added [78K0R] LTxD1 function deleted
38	P71 (Note 1)/ <u>ANI27</u> (Note 3)/KR1/ TI17 (Note 3)/TO17 (Note 3)/INTP6/SCK11/ SCL11/SNZOUT5	P71/KR1/INTP6/TI17/TO17	[RL78] ANI27/SCK11/SCL11/SNZOUT5 functions added
39	P70 (Note 1)/ <u>ANI26</u> (Note 3)/KR0/ TI15 (Note 3)/T015 (Note 3)/INTP8/SI11/ SDA11 (Note 1)/SNZOUT4	P70/KR0/INTP5/TI15/T015/LVIOUT	[RL78] ANI26/SI11/SDA11/SNZOUT4 functions added [78K0R] LVIOUT function deleted
40	P32/TI16 (Note 3)/TO16 (Note 3)/INTP7	P32/INTP4/TI13/TO13	
41	<u>P30</u> /TI01/TO01/TRDIOD1/SSI00/INTP2/ SNZOUT0	P30/SSI00/INTP2/TI01/TO01	[RL78] TRDIOD1/SNZOUT0 functions added
42	P17 (Note 1)/TI00/TO00/TRDIOB1/SCK00/ SCL00/INTP3	P17/SCK00/TI14/TO14	[RL78] TRDIOB1/SCL00/INTP3 functions added
43	P16 (Note 1)/TI02/TO02/TRDIOC1/SI00/ SDA00 (Note 1)/RXD0/TOOLRXD	P16/SI00/TI12/TO12	[RL78] TRDIOC1/SDA00/RXD0/TOOLRXD functions added



Table 3-3 Comparison of pin functions between RL78/F14 (80 pins) and 78K0R/FF3 (2/2)

Pin number	RL78/F14 (80 pins)	78K0R/FF3 (80 pins)	Differences in functions	
44	P15 (Note 1)/TI05/TO05/TRDIOA1/TRDIOA0/ TRDCLK0/SO00/TXD0/TOOLTXD/RTC1HZ	P15/SO00/TI10/TO10	[RL78] TRDIOA1/TRDIOA0/TRDCLK0/TXD0/ TOOLTXD/RTC1HZ functions added	
45	P31/TI14 (Note 3)/TO14 (Note 3)/STOPST/ INTP2	P31/INTP2/STOPST/TI11/TO11		
46	<u>P50</u> /SSI01/INTP3	<u>P50</u> /TI20/TO20/INTP3	[RL78] SSI01 function added [78K0R] TI20/TO20 functions deleted	
47	P51/SO01/INTP11	<u>P51</u> /Tl21/TO21	[RL78] SO01/INTP11 functions added [78K0R] TI21/TO21 functions deleted	
48	P52/SCK01/STOPST	P52/TI22/TO22/STOPST	[RL78]SCK01 function added [78K0R] Tl22/TO22 functions deleted	
49	P53/SI01/INTP10	<u>P53</u> /TI23/TO23	[RL78]SI01/INTP10 functions added [78K0R] Tl23/TO23 functions deleted	
50	P14 (Note 1)/TI06/TO06/TRDIOC0/SCK01/ SCL01/LRXD0	P14/LRxD0/INTPLR0/TI06/TO06	[RL78]TRDIOC0/SCK01/SCL01 functions added [78K0R] INTPLR0 function deleted	
51	P13 (Note 1)/TI04/TO04/TRDIOA0/TRDCLK0/ SI01/SDA01 (Note 1)/LTXD0	P13/LTxD0/TI04/TO04	[RL78]TRDIOA0/TRDCLK0/SI01/SDA01 functions added	
52	P12 (Note 1)/TI11/TO11/TRDIOD0/INTP5/ SO10/TXD1/SNZOUT3	P12/SO10/INTP3/TI16/TO16	[RL78]TRDIOD0/TXD1/SNZOUT3 functions added	
53	P11 (Note 1)/TI12/TO12/TRDIOB0/SI10/ SDA10 (Note 1)/RXD1/LRXD1 (Note 3)/CRXD0	P11/SI10/LRxD1/INTPLR1/CRxD (Note 4)/ TI02/TO02	[RL78]TRDIOB0/SDA10/RXD1 functions added [78K0R] INTPLR1 function deleted	
54	P10/TI13/TO13/TRJO0/SCK10/SCL10/ LTXD1 (Note 3)/CTXD0	P10/SCK10/LTxD1/CTxD (Note 4)/TI00/TO00	[RL78]TRJO0/SCL10 functions added	
55	P54/TI11/TO11/SSI10	P54/TI11/TO11	[RL78]SSI10 function added	
56	P55/TI13/TO13	P55/TI13/TO13		
57	P56/TI15 (Note 3)/TO15 (Note 3)/SNZOUT1	P56/TI15/TO15	[RL78]SNZOUT1 function added	
58	P57/TI17 (Note 3)/TO17 (Note 3)/SNZOUT0	P57/TI17/TO17	[RL78]SNZOUT0 function added	
59	P33/AV _{REFP} / <u>ANIO</u>	AV _{REF}	[RL78]P33/ANI0 functions added	
60	P34/AV _{REFM} /ANI1	AV _{SS}	[RL78]P34/ANI1 functions added	
61	P80/ANI2/ANO0	P80/ANI00	[RL78]ANO0 function added	
62	P81/ANI3/IVCMP00	P81/ANI01	[RL78]IVCMP00 function added	
63	P82/ANI4/IVCMP01	P82/ANI02	[RL78]IVCMP01 function added	
64	P83/ANI5/IVCMP02	P83/ANI03	[RL78]IVCMP02 function added	
65	P84/ANI6/IVCMP03	P84/ANI04	[RL78]IVCMP03 function added	
66	P85/ANI7/IVREF0	P85/ANI05	[RL78]IVREF0 function added	
67	P86/ANI8	P86/ANI06		
68	P87/ <u>ANI9</u>	P87/ANI07		
69	P90/ANI10	P90/ANI08		
70	P91/ANI11	P91/ANI09		
71	P92/ANI12	P92/ANI10		
72	P93/ANI13	P93/ANI1		
73	P94/ANI14	P94/ANI12		
73	P95/ANI15	<u>P95</u> /ANI12 P95/ANI13		
74	P95/ <u>AN115</u> P96/ANI16 (Note 5)	<u>P95</u> /ANI13 P96/ANI14		
75	P96/ <u>ANI16</u> (Note 5) P97/ANI17 (Note 5)	<u>P96</u> /ANI14 P97/ANI15		
77	P02/T106/T006	P02/TI06/TO06		
78	P126/TI01/TO01	P126/TI01/TO01		
79	<u>P01</u> /TI04/TO04	<u>P01</u> /TI04/TO04		
80	P125/ <u>ANI24</u> /TI03/TO03/TRDIOB0/SSI01/ INTP1/SNZOUT1	<u>P125</u> /INTP1/ADTRG/TI03/TO03	[RL78]ANI24/TRDIOB0/SSI01/SNZOUT1 [78K0R] ADTRG function deleted → A/D conversion is available by ELC (Event: INTP1)	

Remark The underlined pin functions are active after a reset.

Notes 1. N-ch open-drain output can be selected by setting the POMx registers (x = 1, 6, 7, 12).

- 2. After a reset release, the PU40 bit is set to "1" (On-chip pull-up resistor connected).
- 3. R5F10PME and R5F10PMF products are not equipped with the pin function.
- 4. µPD78F1823-78F1825 products are not equipped with either CRxD pin or CTxD pin.

5. In R5F10PME and R5F10PMF products, <u>ANI26</u> and <u>ANI27</u>, both of which are ANI pins and use EV_{DD} as power supply, are available instead of <u>ANI16</u> and <u>ANI17</u>, respectively.



3.2.3 64-pin products

Pin number	RL78/F14 (64 pins)	78K0R/FE3 (64 pins)	Differences in functions
1	P120 (Note 1)/ <u>ANI25</u> /TI07/TO07/TRDIOD0/ SO01/INTP4	P120/INTP0/EXLVI/TI11/TO11	[RL78] ANI25/TRDIOD0/SO01 functions added [78K0R] EXLVI function deleted
2	P43/LRXD0	P43/RxD2 (Note 6)/INTPR2 (Note 6)/SDA20 (Note 6)	[RL78] LRXD0 function added [78K0R] RxD2/INTPR2/SDA20 functions deleted
3	P42/LTXD0	P42/TxD2 (Note 6)/SCL20 (Note 6)	[RL78] LTXD0 function added [78K0R] TxD2/SCL20 functions deleted
4	P41/TI10/TO10/TRJIO0/VCOUT0/SNZOUT2	P41/TOOL1/TI07/TO07	[RL78] TRJIO0/VCOUT0/SNZOUT2 functions added [78K0R] TOOL1 function deleted
5	P40 (Note 2)/TOOL0	P40/TOOL0/TI05/TO05	[78K0R] TI05/TO05 functions deleted
6	RESET	RESET	
7	P124/XT2/EXCLKS	P124/EXCLKS	[RL78] XT2 function added
8	P123/XT1	P123	[RL78] XT1 function added
9	<u>P137</u> /INTP0	FLMD0	[RL78] P137/INTP0 functions added [78K0R] FLMD0 function deleted
10	P122/X2/EXCLK	P122/X2/EXCLK	
11	P121/X1	P121/X1	
12	REGC	REGC	
13	V _{SS}	V _{SS}	
14	EV _{SS0}	EV _{SS}	
15	V _{DD}	V _{DD}	
16	EV _{DD0}	EV _{DD}	
17	P60 (Note 1)/SCK00/SCL00	P60/SCK00/SCL11	
18	P61 (Note 1)/SI00/SDA00 (Note 1)/RXD0	P61/SI00/SDA11	[RL78] RXD0 function added
19	P62 (Note 1)/SO00/TXD0/SCLA0 (Note 1)	P62/SO00	[RL78] TXD0/SCLA0 functions added
20	P63 (Note 1)/SSI00/SDAA0 (Note 1)	P63/SSI00	[RL78] SDAA0 function added
21	P00/T105/T005/INTP9	P00/TI05/TO05/INTP7	
22	P140/PCLBUZ0	P140/PCL	
23	P130/RESOUT	<u>P130</u> /RESOUT	
24	P77/KR7/SSI10/INTP12 (Note 4)	P77/KR7/SSI01	[RL78] INTP12 function added
25	P76/KR6/SCK10	P76/KR6/SCK01	
26	P75/KR5/SI10/RXD1	P75/KR5/SI01	[RL78] RXD1 function added
20	P74 (Note 3)/KR4/SO10/TXD1	P74/KR4/S001	[RL78] TXD1 function added
28	P73 (Note 3)/KR3/CRXD0/SSI11/SNZOUT7	P73/KR3/CRxD (Note 5)/LRxD1/INTPLR1	[RL78] SSI11/SNZOUT7 functions added [78K0R] LRxD1/INTPLR1 functions deleted
29	P72 (Note 1, 3) /KR2/CTXD0/SO11/SNZOUT6	P72/KR2/CTxD (Note 5)/LTxD1	[RL78] SO11/SNZOUT6 functions added [78K0R] LTxD1 function deleted
30	P71 (Note 1, 3) /KR1/TI17 (Note 4)/ TO17 (Note 4)/INTP6/SCK11/SCL11/ SNZOUT5	P71/KR1/INTP6/TI17/TO17	[RL78] SCK11/SCL11/SNZOUT5 functions added
31	P70 (Note 1)/ <u>ANI26</u> (Note 4)/KR0/ TI15 (Note 4)/TO15 (Note 4)/INTP8/SI11/ SDA11 (Note 1)/SNZOUT4	P70/KR0/INTP5/TI15/TO15/LVIOUT	[RL78] ANI26/SI11/SDA11/SNZOUT4 functions added [78K0R] LVIOUT function deleted
32	P32/TI16 (Note 4)/TO16 (Note 4)/INTP7	P32/INTP4/TI13/TO13	
33	P30/TI01/TO01/TRDIOD1/SSI00/INTP2/ SNZOUT0	P30/SSI00/INTP2/TI01/TO01	[RL78] TRDIOD1/SNZOUT0 functions added
34	P17 (Note 1)/TI00/TO00/TRDIOB1/SCK00/ SCL00/INTP3	P17/SCK00/TI14/TO14	[RL78] TRDIOB1/SCL00/INTP3 functions added
35	P16 (Note 1)/TI02/TO02/TRDIOC1/SI00/ SDA00 (Note 1)/RXD0/TOOLRXD	P16/SI00/TI12/TO12	[RL78] TRDIOC1/SDA00/RXD0/TOOLRXD functions added
36	P15 (Note 1)/TI05/TO05/TRDIOA1/TRDIOA0/ TRDCLK0/SO00/TXD0/TOOLTXD/RTC1HZ	P15/SO00/TI10/TO10	[RL78] TRDIOA1/TRDIOA0/TRDCLK0/TXD0/ TOOLTXD/RTC1HZ functions added
37	P <u>31</u> /TI14 (Note 4)/TO14 (Note 4)/STOPST/ INTP2	P31/INTP2/STOPST/TI11/TO11	
38	<u>P50</u> /SSI01/INTP3	<u>P50</u> /TI20/TO20/INTP3	[RL78] SSI01 function added [78K0R] TI20/TO20 functions deleted



Table 3-4 Comparison of pin functions between RL78/F14 (64 pins) and 78K0R/FE3 (2/2)

Pin number	RL78/F14 (64 pins)	78K0R/FE3 (64 pins)	Differences in functions
39	P51/SO01/INTP11	<u>P51</u> /Tl21/TO21	[RL78] SO01/INTP11 functions added
			[78K0R] TI21/TO21 functions deleted
40	P52/SCK01/STOPST	P52/TI22/TO22/STOPST	[RL78] SCK01 function added
			[78K0R] TI22/TO22 functions deleted
41	P53/SI01/INTP10	<u>P53</u> /TI23/TO23	[RL78] SI01/INTP10 functions added
			[78K0R] TI23/TO23 functions deleted
42	P14 (Note 1)/TI06/TO06/TRDIOC0/SCK01/	P14/LRxD0/INTPLR0/TI06/TO06	[RL78] TRDIOC0/SCK01/SCL01 functions
	SCL01/LRXD0		added
			[78K0R] INTPLR0 function deleted
43	P13 (Note 1)/TI04/TO04/TRDIOA0/TRDCLK0/	P13/LTxD0/TI04/TO04	[RL78] TRDIOA0/TRDCLK0/SI01/SDA01
	SI01/SDA01 (Note 1)/LTXD0		functions added
44	P12 (Note 1)/TI11/TO11/TRDIOD0/INTP5/	P12/SO10/INTP3/TI16/TO16	[RL78] TRDIOD0/TXD1/SNZOUT3 functions
-	SO10/TXD1/SNZOUT3		added
45	P11 (Note 1)/TI12/TO12/TRDIOB0/SI10/	P11/SI10/LRxD1/INTPLR1/CRxD (Note 5)/	[RL78] TRDIOB0/SDA10/RXD1 functions
	SDA10 (Note 1)/RXD1/LRXD1 (Note 4)/CRXD0	TI02/TO02	added
			[78K0R] INTPLR1 function deleted
46	P10 (Note 1)/TI13/TO13/TRJO0/SCK10/	P10/SCK10/LTxD1/CTxD (Note 5)/TI00/TO00	[RL78] TRJO0/SCL10 functions added
	SCL10/LTXD1 (Note 4)/CTXD0		
47	P33/AV _{REFP} /ANIO	AV _{REF}	[RL78] P33/ANI0 functions added
48	P34/AV _{REFM} / <u>ANI1</u>	AV _{SS}	[RL78] P34/ANI1 functions added
49	P80/ <u>ANI2</u> /ANO0	<u>P80</u> /ANI00	[RL78] ANO0 function added
50	P81/ANI3/IVCMP00	<u>P81</u> /ANI01	[RL78] IVCMP00 function added
51	P82/ <u>ANI4</u> /IVCMP01	<u>P82</u> /ANI02	[RL78] IVCMP01 function added
52	P83/ <u>ANI5</u> /IVCMP02	<u>P83</u> /ANI03	[RL78] IVCMP02 function added
53	P84/ <u>ANI6</u> /IVCMP03	<u>P84</u> /ANI04	[RL78] IVCMP03 function added
54	P85/ <u>ANI7</u> /IVREF0	<u>P85</u> /ANI05	[RL78] IVREF0 function added
55	P86/ <u>ANI8</u>	<u>P86</u> /ANI06	
56	P87/ <u>ANI9</u> /KR0	<u>P87</u> /ANI07	[RL78] KR0 function added
57	P90/ <u>ANI10</u> /KR1	<u>P90</u> /ANI08	[RL78] KR1 function added
58	P91/ <u>ANI11</u> /KR2	<u>P91</u> /ANI09	[RL78] KR2 function added
59	P92/ <u>ANI12</u> /KR3	<u>P92</u> /ANI10	[RL78] KR3 function added
60	P93/ <u>ANI13</u> /KR4	<u>P93</u> /ANI11	[RL78] KR4 function added
61	P94/ <u>ANI14</u> /KR5	<u>P94</u> /ANI12	[RL78] KR5 function added
62	P95/ <u>ANI15</u> /KR6	<u>P95</u> /ANI13	[RL78] KR6 function added
63	P96/ <u>ANI16</u> (Note 7)/KR7	<u>P96</u> /ANI14	[RL78] KR7 function added
64	P125/ANI24/TI03/TO03/TRDIOB0/SSI01/	P125/INTP1/ADTRG/TI03/TO03	[RL78] ANI24/TRDIOB0/SSI01/SNZOUT1
	INTP1/SNZOUT1		functions added
			[78K0R] ADTRG function deleted \rightarrow A/D
			conversion is available by ELC (Event: INTP1)

Remark The underlined pin functions are active after a reset.

- Notes 1. N-ch open-drain output can be selected by setting the POMx registers (x = 1, 6, 7, 12).
 - 2. After a reset release, the PU40 bit is set to "1" (On-chip pull-up resistor connected).
 - 3. In R5F10PLG, R5F10PLH, and R5F10PLJ products, be sure to clear PMC71 to PMC74 bits to "0".
 - 4. R5F10PLE and R5F10PLF products are not equipped with the pin function.
 - 5. µPD78F1818-78F1822 products are not equipped with either CRxD pin or CTxD pin.
 - μPD78F1818-78F1820 products are not equipped with RxD2, INTPR2, SDA20, TxD2, or SCL20 pins.
 - 7. In R5F10PLE and R5F10PLF products, <u>ANI26</u>, which is an ANI pin and uses EV_{DD} as power supply, is available instead of <u>ANI16</u>.



3.2.4 48-pin products

Table 3-5 Comparison of pin functions between RL78/F14 (48 pins) and 78K0R/FC3 (48 pins) (1/2)

Pin number	RL78/F14 (48 pins)	78K0R/FC3 (48 pins)	Differences in functions	
1	P120 (Note 1)/ <u>ANI25</u> /TI07/TO07/TRDIOD0/ SO01/INTP4	P120/INTP0/EXLVI/TI11/TO11	[RL78] ANI25/TRDIOD0/SO01 functions added [78K0R] EXLVI function deleted	
2	<u>P41</u> /TI10/T010/TRJI00/VCOUT0/SNZOUT2	<u>P41</u> /TOOL1/TI07/TO07	[RL78] TRJIO0/VCOUT0/SNZOUT2 functions added	
3	P40 (Note 2)/TOOL0	P40/TOOL0/TI05/TO05	[78K0R] TOOL1 function deleted [78K0R] TI05/TO05 functions deleted	
4	RESET	RESET		
5	P124/XT2/EXCLKS	P124/EXCLKS	[RL78] XT2 function added	
6	P123/XT1	P123	[RL78] XT1 function added	
7	<u>P137</u> /INTP0	FLMD0	[RL78] P137/INTP0 functions added [78K0R] FLMD0 function deleted	
8	P122/X2/EXCLK	P122/X2/EXCLK	[78KOR] FLMDU lunction deleted	
9	P121/X1	P121/X1		
10	REGC	REGC		
10	V _{ss}	V _{ss} /EV _{ss}	[78K0R] EV _{SS} function deleted	
12	V _{DD}	V _{DD} /EV _{DD}	[78K0R] EV _{DD} function deleted	
13	P60 (Note 1)/SCK00/SCL00	P60/SCK00/SCL11	[] = . 00	
14	P61 (Note 1)/SI00/SDA00 (Note 1)/RXD0	P61/SI00/SDA11	[RL78] RXD0 function added	
15	P62 (Note 1)/SO00/TXD0/SCLA0 (Note 1)	P62/SO00	[RL78] TXD0/SCLA0 functions added	
16	P63 (Note 1)/SSI00/SDAA0 (Note 1)	P63/SSI00	[RL78] SDAA0 function added	
17	P00/TI05/T005/INTP9	P00/TI05/T005/INTP7		
18	P140/PCLBUZ0	P140/PCL		
19	P130/RESOUT	P130/RESOUT		
20	P73 (Note 3)/KR3/CRXD0/SSI11/SNZOUT7	P73/KR3/CRxD (Note 5)/LRxD1/INTPLR1	[RL78] SSI11/SNZOUT7 functions added [78K0R] LRxD1/INTPLR1 functions deleted	
21	P72 (Note 1)/ <u>ANI28</u> (Note 4)/KR2/CTXD0/ SO11/SNZOUT6	P72/KR2/CTxD (Note 5)/LTxD1	[RL78] ANI28/SO11/SNZOUT6 functions added [78K0R] LTxD1 function deleted	
22	P71 (Note 1)/ <u>ANI27</u> (Note 4)/KR1/ TI17 (Note 4)/TO17 (Note 4)/INTP6/SCK11/	P71/KR1/INTP6/TI17/TO17	[RL78] ANI27/SCK11/SCL11/SNZOUT5 functions added	
23	SCL11/SNZOUT5 P70 (Note 1)/ <u>ANI26 (</u> Note 4)/KR0/	P70/KR0/INTP5/TI15/TO15/LVIOUT	[RL78] ANI26/SI11/SDA11/SNZOUT4 functions	
	TI15 (Note 4)/TO15 (Note 4)/INTP8/SI11/ SDA11 (Note 1)/SNZOUT4		added [78K0R] LVIOUT function deleted	
24	P32/TI16 (Note 4)/TO16 (Note 4)/INTP7	P32/INTP4/TI13/TO13		
25	P30/TI01/TO01/TRDIOD1/SSI00/INTP2/ SNZOUT0	P30/SSI00/INTP2/TI01/TO01	[RL78] TRDIOD1/SNZOUT functions added	
26	P17 (Note 1)/TI00/TO00/TRDIOB1/SCK00/ SCL00/INTP3	P17/SCK00/TI14/TO14	[RL78] TRDIOB1/SCL00/INTP3 functions added	
27	P16 (Note 1)/TI02/TO02/TRDIOC1/SI00/ SDA00 (Note 1)/RXD0/TOOLRXD	P16/SI00/TI12/TO12	[RL78] TRDIOC1/SDA00/RXD0/TOOLRXD functions added	
28	P15 (Note 1)/TI05/TO05/TRDIOA1/TRDIOA0/ TRDCLK0/SO00/TXD0/TOOLTXD/RTX1HZ	P15/SO00/TI10/TO10	[RL78] TRDIOA1/TRDIOA0/TRDCLK0/TXD0/ TOOLTXD/RTX1HZ functions added	
29	P31/TI14 (Note 4)/TO14 (Note 4)/ STOPST/INTP2	P31/INTP2/STOPST/TI11/TO11		
30	P14 (Note 1)/TI06/TO06/TRDIOC0/SCK01/ SCL01/LRXD0	P14/LRxD0/INTPLR0/TI06/TO06	[RL78] TRDIOC0/SCK01/SCL01 functions added [78K0R] INTPLR0 function deleted	
31	P13 (Note 1)/TI04/TO04/TRDIOA0/TRDCLK0/ SI01/SDA01 (Note 1)/LTXD0	P13/LTxD0/TI04/TO04	[RL78] TRDIOA0/TRDCLK0/SI01/SDA01 functions added	
32	<u>P12</u> (Note 1)/TI11/TO11/TRDIOD0/INTP5/ SO10/TXD1/SNZOUT3	P12/SO10/INTP3/TI16/TO16	[RL78] TRDIOD0/TXD1/SNZOUT3 functions added	
33	P11 (Note 1)/TI12/TO12/TRDIOB0/SI10/ SDA10 (Note 1)/RXD1/LRXD1 (Note 4)/CRXD0	P11/SI10/LRxD1/INTPLR1/CRxD (Note 5)/ TI02/TO02	[RL78] TRDIOB0/SDA10/RXD1 functions added	
34	P10 (Note 1)/TI13/TO13/TRJO0/SCK10/ SCL10/LTXD1 (Note 4)/CTXD0	P10/SCK10/LTxD1/CTxD (Note 5)/TI00/TO00	[78K0R] INTPLR1 function deleted [RL78] TRJO0/SCL10 functions added	
35	P33/AV _{REFP} /ANIO	AV _{REF}	[RL78] P33/ANI0 functions added	
36	P34/AV _{REFM} /ANI1	AV _{SS}	[RL78] P34/ANI1 functions added	
37	P80/ <u>ANI2</u> /ANO0	<u>P80</u> /ANI00	[RL78] ANO0 function added	
38	P81/ANI3/IVCMP00	P81/ANI01	[RL78] IVCMP00 function added	



Table 3-5 Comparison of pin functions between RL78/F14 (48 pins) and 78K0R/FC3 (48 pins) (2/2)

Pin number	RL78/F14 (48 pins)	78K0R/FC3 (48 pins)	Differences in functions
39	P82/ANI4/IVCMP01	P82/ANI02	[RL78] IVCMP01 function added
40	P83/ANI5/KR0/IVCMP02	<u>P83</u> /ANI03	[RL78] KR0/IVCMP02 functions added
41	P84/ANI6/KR1/IVCMP03	<u>P84</u> /ANI04	[RL78] KR1/IVCMP03 functions added
42	P85/ <u>ANI7</u> /KR2/IVREF0	P85/ANI05	[RL78] KR2/IVREF0 functions added
43	P86/ <u>ANI8</u> /KR3	P86/ANI06	[RL78] KR3 function added
44	P87/ <u>ANI9</u> /KR4	<u>P87</u> /ANI07	[RL78] KR4 function added
45	P90/ <u>ANI10</u> /KR5	P90/ANI08	[RL78] KR5 function added
46	P91/ <u>ANI11</u> /KR6	<u>P91</u> /ANI09	[RL78] KR6 function added
47	P92/ <u>ANI12</u> /KR7	<u>P92</u> /ANI10	[RL78] KR7 function added
48	P125/ <u>ANI24</u> /TI03/TO03/TRDIOB0/SSI01/ INTP1/SNZOUT1	P125/INTP1/ADTRG/TI03/TO03	[RL78] ANI24/TRDIOB0/SSI01/SNZOUT1 functions added [78K0R] ADTRG function deleted \rightarrow A/D conversion is available by ELC (Event: INTP1)

Remark The underlined pin functions are active after a reset.

- Notes 1. N-ch open-drain output can be selected by setting the POMx registers (x = 1, 6, 7, 12).
 - 2. After a reset release, the PU40 bit is set to "1" (On-chip pull-up resistor connected).
 - 3. In R5F10PGG, R5F10PGH, and R5F10PGJ products, be sure to clear the PMC73 bit to "0".
 - 4. R5F10PGD, R5F10PGE and R5F10PGF products are not equipped with the pin function.
 - 5. µPD78F1812-78F1817 products are not equipped with either CRxD pin or CTxD pin.



3.2.5 40-pin products

The RL78/F14 does not support 40-pin products. Table 3-6 shows the comparison of pin functions between the RL78/F14 (48 pins) and the 78K0R/FC3 (40 pins).

RL78/F14		78K0R/FC3		
Pin	RL78/F14 (48 pins)	Pin	78K0R/FC3 (40 pins)	Differences in functions
number		number		
1	P120 (Note 1)/ <u>ANI25</u> /TI07/TO07/ TRDIOD0/SO01/INTP4	1	P120/INTP0/EXLVI/TI11/TO11	[RL78] ANI25/TRDIOD0/SO01 functions added
	TRDIOD0/3001/INTF4			[78K0R] EXLVI function deleted
2	P41/TI10/TO10/TRJIO0/VCOUT0/	2	P41/TOOL1/TI07/TO07	[RL78] TRJIO0/VCOUT0/SNZOUT2
2	SNZOUT2	2	<u>F41</u> /100L1/10//100/	functions added
	3120012			[78K0R] TOOL1 function deleted
3	P40 (Note 2)/TOOL0	3	P40/TOOL0/TI05/TO05	[78K0R] TI05/TO05 functions deleted
4	RESET	4	RESET	
4 5	P124/XT2/EXCLKS	5	FLMD0	[DI 70] D104/VT0/EVCLKC functions added
Э	P124/X12/EXCLKS	Э	FEMDO	[RL78] P124/XT2/EXCLKS functions added [78K0R] FLMD0 function deleted
6	P123/XT1	-	-	[RL78] P123/XT1 functions added
7	P137/INTP0	-	-	[RL78] P137/INTP0 functions added
8	P122/X2/EXCLK	6	P122/X2/EXCLK	
9	P121/X1	7	P121/X1	
10	REGC	8	REGC	
10	V _{SS}	9	Vss/EVss	[78K0R] EV _{ss} function deleted
12	V _{DD}	10	V _{DD} /EV _{DD}	[78K0R] EV _{DD} function deleted
13	P60 (Note 1)/SCK00/SCL00	10	P60/SCL11	[RL78] SCK00 function added
14	P61 (Note 1)/SI00/SDA00 (Note 1)/RXD0	12	P61/SDA11	[RL78] SI00/ RXD0 functions added
15	P62 (Note 1)/SO00/TXD0/	12	P62	[RL78] SO00/TXD0/SCLA0 functions
15	SCLA0 (Note 1)	15		added
16	P63 (Note 1)/SSI00/SDAA0 (Note 1)	14	P63	[RL78] SSI00/SDAA0 functions added
17	P00/TI05/TO05/INTP9	-	-	[RL78] P00/TI05/TO05/INTP9 functions
				added
18	P140/PCLBUZ0	-	-	[RL78] P140/PCLBUZ0 functions added
19	P130/RESOUT	-	-	[RL78] P130/RESOUT functions added
20	P73 (Note 4)/KR3/CRXD0/SSI11/	15	P73/KR3/LRXD1/INTPLR1	[RL78] CRXD0/SSI11/SNZOUT7 functions
20	SNZOUT7		<u></u>	added
				[78K0R] LRXD1/INTPLR1 functions
				deleted
21	P72 (Note 1)/ANI28 (Note	16	P72/KR2/LTxD1	[RL78] ANI28/CTXD0/SO11/SNZOUT6
	3)/KR2/CTXD0/		—	functions added
	SO11/SNZOUT6			[78K0R] LTxD1 function deleted
22	P71 (Note 1)/ANI27 (Note 3)/KR1/	17	P71/KR1/INTP6/TI17/TO17	[RL78] ANI27/SCK11/SCL11/SNZOUT5
	TI17 (Note 3)/TO17 (Note 3)/INTP6/		—	functions added
	SCK11/SCL11/SNZOUT5			
23	P70 (Note 1)/ANI26 (Note 3)/KR0/	18	P70/KR0/INTP5/TI15/T015/LVIOUT	[RL78] ANI26/SI11/SDA11/SNZOUT4
	TI15 (Note 3)/TO15 (Note 3)/INTP8/SI11/			functions added
	SDA11 (Note 1)/SNZOUT4			[78K0R] LVIOUT function deleted
24	P32/TI16 (Note 3)/TO16 (Note 3)/INTP7	19	P32/INTP4/TI13/TO13	
25	P30/TI01/T001/TRDIOD1/SSI00/INTP2/	20	P30/SSI00/INTP2/TI01/TO01	[RL78] TRDIOD1/SNZOUT0 functions
	SNZOUT0			added
26	P17 (Note 1)/TI00/TO00/TRDIOB1/	21	P17/SCK00/TI14/TO14	[RL78] TRDIOB1/SCL00/INTP3 functions
	SCK00/SCL00/INTP3			added
27	P16 (Note 1)/TI02/TO02/TRDIOC1/SI00/	22	P16/SI00/TI12/TO12	[RL78] TRDIOC1/SDA00/RXD0/TOOLRXD
	SDA00 (Note 1)/RXD0/TOOLRXD			functions added
28	P15 (Note 1)/TI05/TO05/TRDIOA1/	23	<u>P15</u> /SO00/TI10/TO10	[RL78] TRDIOA1/TRDIOA0/TRDCLK0/
	TRDIOA0/TRDCLK0/SO00/TXD0/			TXD0/TOOLTXD/RTX1HZ functions added
00		0.1		
29	P31/TI14 (Note 3)/TO14 (Note 3)/	24	P31/INTP2/STOPST/TI11/TO11	
		05		
30	P14 (Note 1)/TI06/TO06/TRDIOC0/ SCK01/SCL01/LRXD0	25	P14/LRXD0/INTPLR0/TI06/TO06	[RL78] TRDIOC0/SCK01/SCL01 functions
	JUNU I/JULU I/LKADU			added [78K0R] INTPLR0 function deleted
31		26		
3 1	P13 (Note 1)/TI04/TO04/TRDIOA0/ TRDCLK0/SI01/SDA01 (Note 1)/LTXD0	26	P13/LTXD0/TI04/TO04	[RL78] TRDIOA0/TRDCLK0/SI01/SDA01
51				functions added
		07		
32	P12 (Note 1)/TI11/TO11/TRDIOD0/	27	P12/SO10/INTP3/TI16/TO16	[RL78] TRDIOD0/TXD1/SNZOUT3
32	P12 (Note 1)/TI11/TO11/TRDIOD0/ INTP5/SO10/TXD1/SNZOUT3			functions added
	P12 (Note 1)/TI11/TO11/TRDIOD0/	27 28	<u>P12</u> /S010/INTP3/1116/1016 <u>P11</u> /SI10/LRxD1/INTPLR1/TI02/TO02	

Table 3-6 Comparison of pin functions between RL78/F14 (40 pins) and 78K0R/FC3 (48 pins) (1/2)



Table 3-6 Comparison of pin functions between RL78/F14 (40 pins) and 78K0R/FC3 (48 pins) (2/2)

RL78/F14 Pin number	RL78/F14 (48 pins)	78K0R/FC3 Pin number	78K0R/FC3 (40 pins)	Differences in functions
34	P10 (Note 1)/TI13/TO13/TRJO0/SCK10/ SCL10/LTXD1 (Note 3)/CTXD0	29	P10/SCK10/LTXD1/TI00/TO00	[RL78] TRJO0/SCL10/CTXD0 functions added
35	P33/AV _{REFP} / <u>ANI0</u>	30	AV _{REF}	[RL78] P33/ANI0 functions added
36	P34/AV _{REFM} / <u>ANI1</u>	31	AV _{SS}	[RL78] P34/ANI1 functions added
37	P80/ <u>ANI2</u> /ANO0	32	<u>P80</u> /ANI00	[RL78] ANO0 function added
38	P81/ANI3/IVCMP00	33	<u>P81</u> /ANI01	[RL78] IVCMP00 function added
39	P82/ANI4/IVCMP01	34	<u>P82</u> /ANI02	[RL78] IVCMP01 function added
40	P83/ANI5/KR0/IVCMP02	35	<u>P83</u> /ANI03	[RL78] KR0/IVCMP02 functions added
41	P84/ANI6/KR1/IVCMP03	36	<u>P84</u> /ANI04	[RL78] KR1/IVCMP03 functions added
42	P85/ANI7/KR2/IVREF0	37	<u>P85</u> /ANI05	[RL78] KR2/IVREF0 functions added
43	P86/ <u>ANI8</u> /KR3	38	<u>P86</u> /ANI06	[RL78] KR3 function added
44	P87/ <u>ANI9</u> /KR4	39	<u>P87</u> /ANI07	[RL78] KR4 function added
45	P90/ <u>ANI10</u> /KR5	-	-	[RL78] P90/ANI10/KR5 functions added
46	P91/ <u>ANI11</u> /KR6	-	-	[RL78] P91/ANI11/KR6 functions added
47	P92/ <u>ANI12</u> /KR7	-	-	[RL78] P92/ANI12/KR7 functions added
48	P125/ANI24/TI03/TO03/TRDIOB0/SSI01/	40	P125/INTP1/ADTRG/TI03/TO03	[RL78] ANI24/TRDIOB0/SSI01/SNZOUT1
	INTP1/SNZOUT1			functions added
				[[78K0R] ADTRG function deleted \rightarrow A/D
				conversion is available by ELC (Event:
				INTP1)

Remark The underlined pin functions are active after a reset.

Notes 1. N-ch open-drain output can be selected by setting the POMx registers (x = 1, 6, 7, 12).

2. After a reset release, the PU40 bit is set to "1" (On-chip pull-up resistor connected).

3. R5F10PGD, R5F10PGE and R5F10PGF products are not equipped with the pin function.

4. In R5F10PGG, R5F10PGH, and R5F10PGJ products, be sure to clear the PMC73 bit to "0".



3.2.6 32-pin products

Table 3-7 Comparison of pin functions between RL78/F14	4 (32 pins) and 78K0R/FB3 (32 pins)
--	-------------------------------------

Pin number	RL78/F14 (32 pins)	78K0R/FB3 (32 pins)	Differences in functions
1	P120 (Note 1)/ <u>ANI25</u> /TI07/TO07/TRDIOD0/ SO01/INTP4	P120/INTP0/EXLVI/TI11/TO11	[RL78] ANI25/TRDIOD0/SO01 functions added [78K0R] EXLVI function deleted
2	P41/TI10/TO10/TRJIO0/VCOUT0/SNZOUT2	P41/TOOL1/TI07/TO07	[RL78] TRJIO0/VCOUT0/SNZOUT2 functions added [78K0R] TOOL1 function deleted
3	P40 (Note 2)/TOOL0	P40/TOOL0/TI05/TO05	[78K0R] TI05/TO05 functions deleted
4	RESET	RESET	
5	P137/INTP0	FLMD0	[RL78] P137/INTP0 functions added [78K0R] FLMD0 function deleted
6	P122/X2/EXCLK	P122/X2/EXCLK	
7	<u>P121</u> /X1	<u>P121</u> /X1	
8	REGC	REGC	
9	V _{SS}	V _{SS} /EV _{SS}	[78K0R] EV _{ss} function deleted
10	V _{DD}	V _{DD} /EV _{DD}	[78K0R] EV _{DD} function deleted
11	P60 (Note 1)/SCK00/SCL00	P60/SCK00/SCL11	
12	P61 (Note 1)/SI00/SDA00 (Note 1)/RXD0	P61/SI00/SDA11	[RL78] RXD0 function added
13	P62 (Note 1)/SO00/TXD0/SCLA0 (Note 1)	P62/SO00	[RL78] TXD0/SCLA0 functions added
14	P63 (Note 1)/SSI00/SDAA0 (Note 1)	<u>P63</u> /SSI00	[RL78] SDAA0 function added
15	P30/TI01/TO01/TRDIOD1/SSI00/INTP2/ SNZOUT0	P30/SSI00/INTP2/TI01/TO01	[RL78] TRDIOD1/SNZOUT0 functions added
16	P17 (Note 1)/TI00/TO00/TRDIOB1/SCK00/ SCL00/INTP3	P17/SCK00/TI14/TO14	[RL78] TRDIOB1/SCL00/INTP3 functions added
17	P16 (Note 1)/TI02/TO02/TRDIOC1/SI00/ SDA00 (Note 1)/RXD0/TOOLRXD	P16/SI00/TI12/TO12	[RL78] TRDIOC1/SDA00/RXD0/TOOLRXD functions added
18	P15 (Note 1)/TI05/TO05/TRDIOA1/TRDIOA0/ TRDCLK0/SO00/TXD0/TOOLTXD/RTC1HZ	P15/SO00/TI10/TO10	[RL78] TRDIOA1/TRDIOA0/TRDCLK0/TXD0/ TOOLTXD/RTC1HZ functions added
19	P14 (Note 1)/TI06/TO06/TRDIOC0/SCK01/ SCL01/LRXD0	P14/LRxD0/INTPLR0/TI06/TO06	[RL78] TRDIOC0/SCK01/SCL01 functions added [78K0R] INTPLR0 function deleted
20	P13 (Note 1)/TI04/TO04/TRDIOA0/TRDCLK0/ SI01/SDA01 (Note 1)/LTXD0	P13/LTxD0/TI04/TO04	[RL78] TRDIOA0/TRDCLK0/SI01/SDA01 functions added
21	P12 (Note 1)/TI11/TO11/TRDIOD0/INTP5/ SO10/TXD1/SNZOUT3	P12/SO10/INTP3/TI16/TO16	[RL78] TRDIOD0/TXD1/SNZOUT3 functions added
22	P11 (Note 1)/TI12/TO12/TRDIOB0/SI10/ SDA10 (Note 1)/RXD1/CRXD0	P11/SI10/LRxD1/INTPLR1/TI02/TO02/INTP5	[RL78] TRDIOB0/SDA10/RXD1/CRXD0 functions added [78K0R] LRxD1/INTPLR1/INTP5 functions deleted
23	P10 (Note 1)/TI13/TO13/TRJO0/SCK10/ SCL10/CTXD0	P10/SCK10/LTxD1/TI00/TO00/INTP4	[RL78] TRJO0/SCL10/CTXD0 functions added [78K0R] LTxD1/INTP4 functions deleted
24	P33/AV _{REEP} /ANIO	AV _{REF}	[RL78] P33/ANI0 functions added
25	P34/AV _{REFM} /ANI1	AVss	[RL78] P34/ANI1 functions added
26	P80/ <u>ANI2</u> /KR0/ANO0	<u>P80</u> /ANI00	[RL78] KR0/ANO0 functions added
27	P81/ANI3/KR1/IVCMP00	P81/ANI01	[RL78] KR1/IVCMP00 functions added
28	P82/ANI4/KR2/IVCMP01	P82/ANI02	[RL78] KR2/IVCMP01 functions added
29	P83/ANI5/KR3/IVCMP02	P83/ANI03	[RL78] KR3/IVCMP02 functions added
30	P84/ANI6/KR4/IVCMP03	P84/ANI04	[RL78] KR4/IVCMP03 functions added
31	P85/ANI7/KR5/IVREF0	P85/ANI05	[RL78] KR5/IVREF0 functions added
32	P125/ <u>ANI24</u> /TI03/TO03/TRDIOB0/SSI01/ INTP1/SNZOUT1	P125/INTP1/ADTRG/TI03/TO03	[RL78] ANI24/TRDIOB0/ \overline{S} [07/SNZOUT1 functions added [78K0R] ADTRG function deleted \rightarrow A/D
			conversion is available by ELC (Event: INTP1)

Remark The underlined pin functions are active after a reset.

Notes 1. N-ch open-drain output can be selected by setting the POMx registers (x = 1, 6, 12).

2. After a reset release, the PU40 bit is set to "1" (On-chip pull-up resistor connected).



3.2.7 30-pin products

Pin number	RL78/F14 (30 pins)	78K0R/FB3 (30 pins)	Differences in functions
1	P84/ANI6/KR4/IVCMP03	P84/ANI04	[RL78] KR4/IVCMP03 functions added
2	P85/ANI7/KR5/IVREF0	P85/ANI05	[RL78] KR5/IVREF0 functions added
3	P86/ <u>ANI8</u> /KR6	P86/ANI06	[RL78] KR6 functions added
4	P87/ <u>ANI9</u> /KR7	<u>P87</u> /ANI07	[RL78] KR7 functions added
5	P125/ <u>ANI24</u> /T103/TO03/TRDIOB0/SSI01/ INTP1/SNZOUT1	P125/INTP1/ADTRG/TI03/TO03	[RL78] ANI24/TRDIOB0/SSI01/SNZOUT1 functions added [78K0R] ADTRG function deleted \rightarrow A/D conversion is available by ELC (Event: INTP1)
6	P120 (Note 1)/ <u>ANI25</u> /TI07/TO07/TRDIOD0/ SO01/INTP4	P120/INTP0/EXLVI/TI11/TO11	[RL78] ANI25/TRDIOD0/SO01 functions added [78K0R] EXLVI function deleted
7	P41/TI10/TO10/TRJIO0/VCOUT0/SNZOUT2	P41/TOOL1/TI07/TO07	[RL78] TRJIO0/VCOUT0/SNZOUT2 functions added [78K0R] TOOL1 function deleted
8	P40 (Note 2)/TOOL0	P40/TOOL0/TI05/TO05	[78K0R] TI05/TO05 functions deleted
9	RESET	RESET	
10	<u>P137</u> /INTP0	FLMD0	[RL78] P137/INTP0 functions added [78K0R] FLMD0 function deleted
11	P122/X2/EXCLK	P122/X2/EXCLK	
12	<u>P121</u> /X1	<u>P121</u> /X1	
13	REGC	REGC	
14	V _{SS}	V _{SS} /EV _{SS}	[78K0R] EV _{SS} function deleted
15	V _{DD}	V _{DD} /EV _{DD}	[78K0R] EV _{DD} function deleted
16	P30/TI01/TO01/TRDIOD1/SSI00/INTP2/ SNZOUT0	P30/SSI00/INTP2/TI01/TO01	[RL78] TRDIOD1/SNZOUT0 functions added
17	P17 (Note 1)/TI00/TO00/TRDIOB1/SCK00/ SCL00/INTP3	P17/SCK00/TI14/TO14	[RL78] TRDIOB1/SCL00/INTP3 functions added
18	P16 (Note 1)/TI02/TO02/TRDIOC1/SI00/ SDA0 (Note 1)/RXD0/TOOLRXD	P16/SI00/TI12/TO12	[RL78] TRDIOC1/SDA00/RXD0/TOOLRXD functions added
19	P15 (Note 1)/TI05/TO05/TRDIOA1/TRDIOA0/ TRDCLK0/SO00/TXD0/TOOLTXD/RTC1HZ	P15/SO00/TI10/TO10	[RL78] TRDIOA1/TRDIOA0/TRDCLK0/TXD0/ TOOLTXD/RTC1HZ functions added
20	P14 (Note 1)/TI06/TO06/TRDIOC0/SCK01/ SCL01/LRXD0	P14/LRxD0/INTPLR0/TI06/TO06	[RL78] TRDIOC0/SCK01/SCL01 functions added [78K0R] INTPLR0 function deleted
21	P13 (Note 1)/TI04/TO04/TRDIOA0/TRDCLK0/ SI01/SDA01 (Note 1)/LTXD0	P13/LTxD0/TI04/TO04	[RL78] TRDIOA0/TRDCLK0/SI01/SDA01 functions added
22	P12 (Note 1)/TI11/TO11/TRDIOD0/INTP5/ SO10/TXD1/SNZOUT3	P12/SO10/INTP3/TI16/TO16	[RL78] TRDIOD0/TXD1/SNZOUT3 functions added
23	P11 (Note 1)/TI12/TO12/TRDIOB0/SI10/ SDA10 (Note 1)/RXD1/CRXD0	P11/SI10/LRxD1/INTPLR1/TI02/TO02/INTP5	[RL78] TRDIOB0/SDA10/RXD1/CRXD0 functions added [78K0R] LRxD1/INTPLR1/INTP5 functions deleted
24	P10 (Note 1)/TI13/TO13/TRJO0/SCK10/ SCL10/CTXD0	P10/SCK10/LTxD1/Tl00/TO00/INTP4	[RL78] TRJO0/SCL10/CTXD0 functions added [78K0R] LTxD1/ INTP4 functions deleted
25	P33/AV _{REFP} / <u>ANI0</u>	AV _{REF}	[RL78] P33/ANI0 functions added
26	P34/AV _{REFM} / <u>ANI1</u>	AV _{SS}	[RL78] P34/ANI1 functions added
27	P80/ <u>ANI2</u> /KR0/ANO0	<u>P80</u> /ANI00	[RL78] KR0/ANO0 functions added
28	P81/ANI3/KR1/IVCMP00	<u>P81</u> /ANI01	[RL78] KR1/IVCMP00 functions added
29	P82/ANI4/KR2/IVCMP01	<u>P82</u> /ANI02	[RL78] KR2/IVCMP01 functions added
30	P83/ANI5/KR3/IVCMP02	<u>P83</u> /ANI03	[RL78] KR3/IVCMP02 functions added

Remark The underlined pin functions are active after a reset.

Notes 1. N-ch open-drain output can be selected by setting the POMx registers (x = 1, 12).

2. After a reset release, the PU40 bit is set to "1" (On-chip pull-up resistor connected).



4. Memory

Table 4-1 shows the comparison of the memory size between each product of the RL78/F14; whereas Table 4-2 shows that of the 78K0R/Fx3.

Code flash memory	Data flash memory	RAM	30 pins	32 pins	48 pins	64 pins	80 pins	100 pins
48 Kbytes	4 Kbytes	4 Kbytes	0	0	0	-	-	-
64 Kbytes	-	6 Kbytes	0	0	0	0	0	0
96 Kbytes		8 Kbytes	-	-	0	0	0	0
128 Kbytes	8 Kbytes	10 Kbytes	-	-	0	0	0	0
192 Kbytes	-	16 Kbytes	-	-	0	0	0	0
256 Kbytes		20 Kbytes	-	-	0	0	0	0

Table 4-1 Comparison of memory size between each product of RL78/F14

ο: Provided

- : Not provided

Table 4-2 Comparison of memory size between each product of 78K0R/Fx3

Code flash	Data flash	High-speed	78K0	R/FB3	78K0F	R/FC3	78K0R/FE3	78K0R/FF3	78K0R/FG3
memory	memory	RAM	30 pins	32 pins	40 pins	48 pins	64 pins	80 pins	100 pins
24 Kbytes	16 Kbytes	1.5 Kbytes	0	0	0	0	-	-	-
32 Kbytes		2 Kbytes	0	0	0	0	0	-	-
48 Kbytes		3 Kbytes	0	0	0	0	0	-	-
64 Kbytes		4 Kbytes	0	0	0	0	0	0	0
96 Kbytes		6 Kbytes	-	-	-	0	0	0	0
128 Kbytes		8 Kbytes	-	-	-	0	0	0	0
192 Kbytes		12 Kbytes	-	-	-	0	0	0	0
256 Kbytes		16 Kbytes	-	-	-	0	0	0	0
0:	Prov	ided							

Provided - :

Not provided

<Key Points on Porting>

·Data flash memory

The size of the data flash memory of the 78K0R/Fx3 is 16 Kbytes; whereas that of the RL78/F14 is either 4 Kbytes or 8 Kbytes, i.e. smaller than that of the 78K0R/Fx3. Confirm that this difference would not lead to problems.



4.1 Memory

Figure 4-1shows the memory maps of the RL78/F14 and the 78K0R/Fx3.

In terms of RAM and ROM, the allocated addresses of each memory are the same between the RL78/F14 and the 78K0R/Fx3. However, the allocated addresses of each mirror area and data flash memory area differ between the RL78/F14 and the 78K0R/Fx3. In the RL78/F14, the data flash memory size depends on the product and each mirror area is allocated from F2000H to FDEFFH (47.75 Kbytes), from F3000H to FAEFFH (31.75 Kbytes), or F2000H to FBFFFH (40 Kbytes), depending on the product. For your information, the RAM area and the mirror area of the 78K0R/Fx3 are allocated consecutively.




Figure 4-1 Memory maps of RL78/F14 and 78K0R/Fx3



4.2 Illegal-memory access detection

This function triggers a reset if a memory space specified as access-prohibited is accessed.

Both of the RL78/F14 and the 78K0R/Fx3 are provided with this function; however, there are several differences in the illegal-memory access detection functions of the RL78/F14 and the 78K0R/Fx3, as shown in Table 4-3.

Confirm that these differences would not lead to problems.

Table 4-3 Comparison of illegal-memory access detection functions between RL78/F14 and 78K0R/Fx3

	RL78/F14	78K0R/Fx3
Manipulation instruction for IAWCTL register	8-bit memory manipulation instruction	1-bit memory manipulation instruction or 8-bit memory manipulation instruction
Controlling Invalid memory access detection	Setting the WDTON bit of the option byte to "1" always enables the invalid memory access detection function regardless of the setting of the IAWEN bit. Clearing the WDTON bit of the option byte to "0" and setting the IAWEN bit to "1" enable the invalid memory access detection function.	•Setting IAWEN bit to "1" enables the invalid memory access detection function.
Safety support function	-	Setting the GDIAW bit of the GUARD register to "1" enables the write access to the IAWCTL register
Restriction in write access to IAWEN bit	Only writing "1" to the IAWEN bit is valid.	-

<Key Points on Porting>

$\cdot \mathbf{Memory}\ \mathbf{space}\ \mathbf{specified}\ \mathbf{as}\ \mathbf{access-prohibited}$

The size of the code flash memory and the RAM that are subject to illegal-memory access detection is set, using the invalid memory access detection function in the 78K0R/Fx3; however, in the RL78/F14, the size depends on the memory size of the product.

·SFR Guard Function

Safety Support Function of the 78K0R/Fx3 corresponds to SFR Guard Function of the RL78/F14; however, the registers protected by these functions differ, so make sure to take this into consideration when porting.

·IAWCTL register manipulation instruction

In the 78K0R/Fx3, the IAWCTL register can be accessed using an 8-bit memory manipulation instruction or a 1-bit memory manipulation instruction. On the other hand, in the RL78/F14, the register can be accessed using only an 8-bit memory manipulation, so make sure to take this into consideration when porting.



5. Reset

Reset sources are the same between the RL78/F14 and the 78K0R/Fx3. However, in the RL78/F14 and the 78K0R/Fx3, the configuration of the POC circuit and the voltage detector circuit differs. Also, they have different register information related to reset. Table 5-1 shows the comparison of each register status between the RL78/F14 and the 78K0R/Fx3 when a reset request is generated.

- Target registers: RESF, POCRES, LVIM, LVIS

Table 5-1 Comparison of register status between RL78/F14 and 78K0R/Fx3 when reset request is generated

					RL78	3/F14								78K0	R/Fx3			
Reset sources		RESF (Note 1)			POCRES		LVIM			RESF (Note 1) POCRES								
	TRAP	WDCLRF	IAWRF	LVIRF	POCRESO	CLKRF	LVISEN	LVIOMSK	LVIF	LVIS (Note 2)	TRAP	WDRF	CLKRF	IAWRF	LVIRF	POCRES_0	LVIM (Note 3)	LVIS (Note 4)
RESET input			•		-	•	•		-	•			•			-	٠	٠
Reset by POC/POR			•		•	•	•		-	•			•			٠	٠	•
Reset by execution of illegal instruction			-			-	•		-	٠				-		-	٠	٠
Reset by WDT	-			-		-	•		-	٠	I			-		-	٠	٠
Reset by clock monitor	-			-	-		•		-	٠	•				-	-	٠	•
Reset by Illegal-memory access		-		-		-	•		-	•		-			-	-	٠	•
Reset by LVI/LVD		-				-		-		-			-			-	-	-

Notes 1. Reading RESF register sets each bit to "0".

 This register is initialized in the event of a reset except when the reset is triggered by an LVD event. The default value differs depending on LVIMDS[1:0] bits of the user option byte (000C1H/020C1H).

-	When option byte LVIMDS1, LVIMDS0 = 1, 0:	00H
	When option byte LVIMDS1, LVIMDS0 = 1, 1:	81H
	When option byte LVIMDS1, LVIMDS0 = 0, 1:	01H
	objector in initialized in the event of a react event	whor

 This register is initialized in the event of a reset except when the reset is triggered by an LVI event. The default value differs depending on LVIOFF bit of the user option byte (000C1H/020C1H). When option byte LVIOFF = 0: 82H

When	option	byte	LVIOFF	= 0:		
\ A /I						

When option byte LVIOFF = 1: 00H 4. The generation of reset signal other than LVI initializes this register to 09H.



5.1 Reset function

The Power-on-reset function in the RL78/F14 corresponds to the Power-on-clear function in the 78K0R/Fx3.

Table 5-2 shows the comparison of reset functions between the RL78/F14 and the 78K0R/Fx3.

Table 5-2 Comparison of reset functions between RL78/F14 and 78K0R/Fx3

		RL78	3/F14	78K0R/Fx3			
		After first release of	After second release	After first release of	After second release		
		POR	of POR	POC	of POC		
A: Voltage stabilization	waiting time	0.99 ms (TYP.)		1.905 ms to 5.518 ms			
(Note)	-	2.30 ms (MAX.)	-		-		
B: Reset processing	When LVD	0.672 ms (TYP.)	0.531 ms (TYP.)	0.195 ms to 0.322 ms			
time (Note)	is in use	0.832 ms (MAX.)	0.675 ms (MAX.)				
	When LVD	0.399 ms (TYP.)	0.259 ms (TYP.)				
	is off	0.519 ms (MAX.)	0.362 ms (MAX.)				
Power supply rise detect	tion voltage	1.56 V (TYP.)		1.61 V (TYP.)			
(V _{POR})							
POR power supply fall of	detection	1.55 V (TYP.)		1.59 V (TYP.)			
voltage (V _{PDR})							
	E A and Elan						

Note See Figure 5-1 and Figure 5-2

Figure 5-1 shows the comparison of the reset sequences by the RESET pin between the RL78/F14 and the 78K0R/Fx3.




Figure 5-1 Comparison of reset sequences by RESET pins between RL78/F14 and 78K0R/Fx3



Figure 5-2 shows the comparison of the reset sequences between the RL78/F14 and the 78K0R/Fx3.




Figure 5-2 Comparison of reset sequences between RL78/F14 and 78K0R/Fx3



<Key Points on Porting>

·Power supply voltage rising time

The maximum power supply voltage rising slope between the RL78/F14 and the 78K0R/Fx3 differs significantly as shown in Figure 5-3 below.

Confirm that this difference would not lead to problems when you examine the specifications of your products or systems.




Figure 5-3 Comparison of power supply voltage rising slope between RL78/F14 and 78K0R/Fx3



6. Power supply

Table 6-1 shows the comparison of the power supply pins between the RL78/F14 and the 78K0R/Fx3.

Table 6-1 Comparison of power supply pins	between RL78/F14 and 78K0R/Fx3
---	--------------------------------

Pins	RL78/F14	78K0R/Fx3
Power supply pins	$\begin{array}{c} V_{\text{DD}} \\ EV_{\text{DD0}}, EV_{\text{SS0}} \\ (Provided for products with 64, 80, or 100 pins) (Note 2) \\ EV_{\text{DD1}}, EV_{\text{SS1}} \\ (Provided for products with 100 pins) (Note 2) \\ V_{\text{SS}} \end{array}$	$ \begin{array}{l} V_{\text{DD}} \\ \text{EV}_{\text{DD0}}, \text{EV}_{\text{DD1}}, \text{EV}_{\text{SS0}}, \text{EV}_{\text{SS1}} \\ (\text{Provided for products with 100 pins)} (\text{Note 3}) \\ \text{EV}_{\text{DD}}, \text{EV}_{\text{SS}} \\ (\text{Provided for products with 30, 32, 40, 48, 64, or 80 pins)} (\text{Note 3}) \\ \text{V}_{\text{SS}} \end{array} $
Analog power supply pins	- AV _{REFP} , AV _{REFM}	AV _{SS} AV _{REF}
Regulator output pin for internal operation	REGC (Note 1)	REGC (Note 1)


Notes 1. The REGC pin is used for stabilizing the internal voltage by being connected to a capacitor (bypass capacitor) (0.47 to 1 μ F). For this reason, connect the REGC pin to GND via a bypass capacitor.

- 2. In the products for which none of EV_{DD0} pin, EV_{DD1} pin, EV_{SS0} pin, nor EV_{SS1} pin are provided (i.e. the products with 48 or fewer pins), it can be expressed as " $EV_{DD1} = EV_{DD0} = V_{DD}$ " and " $EV_{SS1} = EV_{SS0} = V_{SS}$ ". In the products for which neither EV_{DD1} pin nor EV_{SS1} pin is provided (i.e. the products with 64 or 80 pins), it can be expressed as " $EV_{DD1} = EV_{DD0}$ " and " $EV_{SS1} = EV_{SS0} = V_{SS}$ ".
- 3. In the products for which none of EV_{DD0} pin, EV_{DD1} pin, EV_{SS0} pin, nor EV_{SS1} pin are provided (i.e. the products with 80 or fewer pins), it can be expressed as " $EV_{DD1} = EV_{DD0} = EV_{DD}$ " and " $EV_{SS1} = EV_{SS0} = EV_{SS}$ ".



6.1 Basic circuit architecture

Figure 6-1 shows the necessary connections of the pins in order to operate the RL78/F14 and the 78K0R/Fx3.



- Notes 1. Connect the $\overline{\text{RESET}}$ pin via resistor to V_{DD}.
 - 2. When E1 is not connected to RL78/F14, the pin connection indicated by the dotted line in the figure is not necessary. This document shows the pin connection when serial communication via a single-line UART (E1) is performed using the TOOL0 pin. Perform the necessary pin connection as needed since the communication mode might differ depending on the flash memory programmer you use.

^{3.} The power supply pins differ depending on the products, as shown below.

RL/8/F14 I	-ower su	pply pins					78K0R/Fx3	power su	pply pins					
RL78/F14	30 pins	32 pins	48 pins	64 pins	80 pins	100 pins	78K0R/Fx3	30 pins	32 pins	40 pins	48 pins	64 pins	80 pins	100 pins
V _{DD}	0	0	0	0	0	0	V _{DD}	0	0	0	0	0	0	0
EV _{DD0}	-	-	-	0	0	0	EV _{DD0}	-	-	-	-	-	-	0
EV _{DD1}	-	-	-	-	-	0	EV _{DD1}	-	-	-	-	-	-	0
							EV _{DD}	0	0	0	0	0	0	-
V _{SS}	0	0	0	0	0	0	V _{SS}	0	0	0	0	0	0	0
EV _{SS0}	-	-	-	0	0	0	EV _{SS0}	-	-	-	-	-	-	0
EV _{SS1}	-	-	-	-	-	0	EV _{SS1}	-	-	-	-	-	-	0
							EV _{SS}	0	0	0	0	0	0	-
	O: Provi	ded	-: Not pro	vided				O: Provi	ded	-: Not pro	vided			

Figure 6-1 Comparison of connections of pins between RL78/F14 and 78K0R/Fx3

<Key Points on Porting>

·Resistance for TOOL0

As shown in Figure 6-1, the pull-up resistance for TOOL0 differs between the 78K0R/Fx3 and the RL78/F14. 3 k Ω to 10 k Ω is set in the 78K0R/Fx3. On the other hand, 1 k Ω is set in the RL78/F14. Attention must be paid when you design boards.



6.2 Voltage detection function

Table 6-2 shows the comparison of voltage detection functions between the RL78/F14 and the 78K0R/Fx3.

The RL78/F14 is not equipped with either a detection function of input voltage from external input pin or a low-voltage detection flag output (LVIOUT), with which the 78K0R/Fx3 is equipped.

The low-voltage detection level can be selected as one of 10 levels in the 78K0R/Fx3. On the other hand, it can be selected as one of 6 levels (4 levels in interrupt & reset mode) in the RL78/F14 as shown in Table 6-3. Confirm that this difference would not lead to problems when you examine the specifications of your products or systems.

Table 6-2 Comparison of voltage detection functions between RL78/F14 and 78K0R/Fx3

	RL78/F14	78K0R/Fx3
Interrupt & reset	$\begin{array}{l} V_{\text{DD}} < V_{\text{LVDH}} \rightarrow \text{Generates an internal interrupt} \\ V_{\text{DD}} < V_{\text{LVDL}} \rightarrow \text{Generates an internal reset signal} \\ V_{\text{DD}} \geq V_{\text{LVDH}} \rightarrow \text{Releases the reset signal} \end{array}$	-
Reset	$V_{DD} < V_{LVD} \rightarrow$ Generates an internal reset signal $V_{DD} \ge V_{LVD} \rightarrow$ Releases the reset signal	$V_{DD} < V_{LVI} \rightarrow$ Generates an internal reset signal $V_{DD} \ge V_{LVI} \rightarrow$ Releases the reset signal
Interrupt	When the supply voltage drops and becomes lower than V_{LVD} ($V_{DD} < V_{LVD}$) \rightarrow Generates an internal interrupt	When the supply voltage drops and becomes lower than V_{LVI} (V_{DD} < V_{LVI}) \rightarrow Generates an internal interrupt
	When the supply voltage rises and becomes V_{LVD} or higher ($V_{DD} \ge V_{LVD}$) \rightarrow Generates an internal interrupt	When the supply voltage rises and becomes V_{LVI} or higher $(V_{DD} \geq V_{LVI}) \to$ Generates an internal interrupt
	When the supply voltage rises and becomes V_{LVD} or higher ($V_{DD} \ge V_{LVD}$) at power on \rightarrow Releases the reset signal	
-		
External input internal reset	-	$ \begin{array}{l} EXLVI < V_{EXLVI} \\ \rightarrow \text{ Generates an internal reset signal} \\ EXLVI \geq V_{EXLVI} \\ \rightarrow \text{ Releases the reset signal} \end{array} $
External input interrupt	_	When the input voltage drops lower than V_{EXLVI} (EXLVI < $V_{\text{EXLVI}}) \rightarrow$ Generates an internal interrupt
		When the input voltage becomes V_{EXLVI} or higher (EXLVI $\ge V_{EXLVI}$) \rightarrow Generates an internal interrupt

Remark V_{LVD} indicates the low-voltage detection level of the RL78/F14 and V_{LVI} indicates that of the 78K0R/Fx3. EXLVI indicates the input voltage. V_{EXLVI} indicates the detection voltage.

Table 6-3 Comparison of low-voltage detection levels between RL78/F14 and 78K0R/Fx3

	RL78/F14		78K0R/Fx3
Interrupt & reset	V _{LVDH}	V _{LVDL}	
V _{LVDH} , V _{LVDL}	4.42 V (TYP.) (When power supply is rising) and 4.32 V (TYP.) (When power supply is falling)	2.75 V (TYP.)	
	4.62 V (TYP.) (When power supply is rising) and 4.52 V (TYP.) (When power supply is falling)	(When power	-
	3.32 V (TYP.) (When power supply is rising) and 3.15 V (TYP.) (When power supply is falling)	supply is	
	4.74 V (TYP.) (When power supply is rising) and 4.64 V (TYP.) (When power supply is falling)	falling)	
Reset/Interrupt	2.81 V (TYP.) (When power supply is rising) and 2.75 V (TYP.) (When power supply is falling)		2.84 V (TYP.)
V _{LVD} V _{LVI} (Note 1)	3.02 V (TYP.) (When power supply is rising) and 2.96 V (TYP.) (When power supply is falling)		2.99 V (TYP.)
	3.22 V (TYP.) (When power supply is rising) and 3.15 V (TYP.) (When power supply is falling)		3.15 V (TYP.)
	4.42 V (TYP.) (When power supply is rising) and 4.32 V (TYP.) (When power supply is falling)		3.30 V (TYP.)
	4.62 V (TYP.) (When power supply is rising) and 4.52 V (TYP.) (When power supply is falling)		3.45 V (TYP.)
	4.74 V (TYP.) (When power supply is rising) and 4.64 V (TYP.) (When power supply is falling)		3.61 V (TYP.)
			3.76 V (TYP.)
			3.92 V (TYP.)
			4.07 V (TYP.)
			4.22 V (TYP.)
External input VEXLVI			1.21 V (TYP.)
(Note 2)	-		

Notes 1. V_{LVD} indicates the low-voltage detection level of the RL78/F14 and V_{LVI} indicates that of the 78K0R/Fx3.

2. RL78/F14 products are not equipped with V_{EXLVI}.



7. Clock generator

Table 7-1 shows the comparison of functions of the clock generator between the RL78/F14 and the 78K0R/Fx3.

Functions		RL78/F14		78K0R/Fx3
Main system clock	f _X :	1 MHz to 20 MHz	f _X :	2 MHz to 20 MHz
Subsystem clock	f _{SUB} :	32.768 kHz (Products with 48, 64,		
		80, or 100pins)		-
On-chip oscillator	Low-speed (f _{IL}):	15 kHz (TYP.)	Low-speed (f _{IL}):	30 kHz (TYP.)
	High-speed (f _{IH}):	64 MHz (TYP.) (Note)	High-speed (f _{IH}):	8 MHz (TYP.)
		48 MHz (TYP.) (Note)		4 MHz (TYP.)
		32 MHz (TYP.)		
		24 MHz (TYP.)		
		16 MHz (TYP.)		
		12 MHz (TYP.)		
		8 MHz (TYP.)		
		4 MHz (TYP.)		
		1 MHz (TYP.)		
PLL	f _{PLL} :	64 MHz	f _{PLL} :	24 MHz
		48 MHz		16 MHz
		32 MHz		
		24 MHz		
WDT-dedicated low-	f _{WDT} :	15 kHz (TYP.)		
speed on-chip				-
oscillator clock				

Table 7-1 Compari	son of functions of clock	generator between	RL78/F14 and 78K0R/Fx3
i abie i i eeinpan		generater settiet	

Note When 64 MHz or 48 MHz is selected as f_{IH} , the initial setting of the f_{MP} clock division register (MDIV) is "division by 2" after a reset release.

<Key Points on Porting>

·Temperature Restriction in operation frequency

The maximum operation frequencies of Grade K (-40 to $+125^{\circ}$ C) and Grade Y (-40 to $+150^{\circ}$ C) in the RL78/F14 are 24 MHz. Therefore do not select 32 MHz or 64 MHz as the frequency of the high-speed on-chip oscillator.

7.1 Procedure for setting X1 clock (main system clock) after reset release

In the same way that the CPU in the 78K0R/Fx3 starts operating with the internal high-speed oscillation clock (f_{IH}) after a reset release, the CPU in the RL78/F14 starts operating with the high-speed on-chip oscillator (f_{IH}) after a reset release.

The frequency of the high-speed on-chip oscillator (f_{IH}) in the RL78/F14 can be selected from among 64, 48, 32, 24, 16, 12, 8, 4, or 1 MHz by using the user option byte (000C2H/020C2H). Selecting 64 MHz or 48 MHz as f_{IH} provides the MDIV register with its default value, i.e. 01H ($f_{MP}/2$ is selected) so that the CPU/peripheral clock is set to 32 MHz or 24 MHz after a reset release, respectively. As for the option bytes, see the user's manual.

The oscillaiton of each X1 clock (f_x) of the RL78/F14 and the 78K0R/Fx3 has stopped.

<Key Points on Porting>


·Specific-register manipulation protection register

The protection against manipulation of the clock operation status control register is enabled or disabled by the GDCSC bit in the procedure for setting the X1 clock executed after a reset in 78K0R/Fx3 (See **Figure 7-1**).

The GDCSC bit in the 78K0R/Fx3 is disabled during reset. The GCSC bit in the RL78/F14 is equivalent to the GDCSC bit; however, the GCSC bit is set to "0" (The clock control function and the register guard function of the voltage detector are disabled) after a reset. See the user's manual for details.

Figure 7-1 shows the procedure for setting the X1 clock after reset in the RL78/F14 and the 78K0R/Fx3.





- Set the frequency after the division of the clock to be no higher than 24 MHz.
- 4. The RL78/F14 is provided with the SFR guard function, but the setting for the function is ommitted, because the function is disabled after reset.

Figure 7-1 Procedure for setting X1 Clock after reset in RL78/F14 and 78K0R/Fx3



7.2 PLL Clock

Table 7-2 shows some examples of porting the code for PLL clock from the 78K0R/Fx3 to the RL78/F14.

		RL78/F14		78K0R/Fx3				
f _{PLL}	PLL input clock (f _{MAIN})	PLL division (PLLDIV0)	PLL multiplication (PLLMUL)	PLL input clock (f _{MAIN})	PLL division (PLLDIV0)	PLL multiplication (OPTPLL)	Division (PLLDIV1)	
64 MHz	8 MHz	Division by 2	Multiplying by 16	Setting prohibi	ited			
48 MHz	8 MHz	Division by 2	Multiplying by 12	Setting prohibi	ited			
32 MHz	8 MHz	Division by 4	Multiplying by 16	Setting prohibited				
	4 MHz	Division by 2	Multiplying by 16					
24 MHz	8 MHz	Division by 4	Multiplying by 12	8 MHz	Division by 2	Multiplying by 6	Division by 1	
	4 MHz	Division by 2	Multiplying by 12	4 MHz	Division by 1	Multiplying by 6	Division by 1	
16 MHz	Setting prohibite	d		8 MHz	Division by 2	Multiplying by 8	Division by 2	
				4 MHz	Division by 1	Multiplying by 8	Division by 2	

7.3 Clock monitor function

Whether the clock oscillation has stopped or not can be detected by using the clock monitor function. The clock monitor function samples the main system clock and the PLL clock using the low-speed on-chip oscillator (f_{SL}). An internal reset signal or an internal interrupt signal is generated when each clock stops as follows:

- When oscillation of the main system clock stops: An internal reset signal is generated.
- When the PLL clock stops: The clock through mode is forcibly selected (the SELPLLS bit is cleared) and

an internal interrupt signal is generated.

<Key Points on Porting>

$\cdot \mathbf{Restrictions}$ when using low-speed on-chip oscillator

One of the ways to disable the oscillation stop detection function in the RL78/F14 is to stop the oscillation of the low-speed on-chip oscillator.

If peripheral functions which use the low-speed on-chip oscillator as shown below are used for your product, confirm that stopping oscillation of low-speed on-chip oscillator would not lead to problems.

- Low-speed on-chip oscillator clock frequency (f_{IL}).

TAU0 Channel 1, Clock monitor, Timer RJ (WUTMMCK0 bit = 1)

- Subsystem/low-speed on-chip oscillator select clock frequency ($f_{\rm IL}).$

Clock output/buzzer output, Timer RJ, Timer RD



8. Current

Table 8-1 shows the comparison of the current of each operating mode between the RL78/F14 and the 78K0R/Fx3.

		Total current (Conditions: $f_{MX} = 20$ MHx, $f_{CLK} = f_{MX}$)								
			RL78/F14			78K0R/Fx3				
Operation mode	Grade L	9.0 mA (N	IAX.)		(A) grade products	15.0 mA (MAX.)				
	Grade K				(A2) grade products	15.5 mA (MAX.)				
	Grade Y	9.5 mA (N	IAX.)			-				
HALT mode	Grade L	6.0 mA (N	IAX.)		(A) grade products	8.0 mA (MAX.)				
	Grade K				(A2) grade products					
	Grade Y	6.5 mA (N	IAX.)			-				
STOP mode	Grade L	30 pins		0.03 mA (MAX.) T _A = +105°C	(A) grade products	0.025 mA (MAX.) T _A = +85°C				
		32 pins		0.03 mA (MAX.) T _A = +105°C						
		48 pins, 64 pins, 80 pins	Products with up to 96 Kbytes of code flash memory	0.03 mA (MAX.) T _A = +105°C						
			Products with at least 128 Kbytes of code flash memory	0.05 mA (MAX.) T _A = +105°C						
		100 pins		0.05 mA (MAX.) T _A = +105°C						
	Grade K	30 pins		0.06 mA (MAX.) T _A = +125°C	(A2) grade products (0.120 mA (MAX.) T _A = +125°C				
		32 pins		0.06 mA (MAX.) T _A = +125°C						
		48 pins, 64 pins, 80 pins	Products with up to 96 Kbytes of code flash memory	0.06 mA (MAX.) T _A = +125°C						
			Products with at least 128 Kbytes of code flash memory	0.10 mA (MAX.) T _A = +125°C						
		100 pins		0.10 mA (MAX.) T _A = +125°C						
	Grade Y	30 pins		0.15 mA (MAX.) T _A = +150°C						
		32 pins		0.15 mA (MAX.) T _A = +150°C						
		48 pins,	Products with up to	0.15 mA (MAX.) T _A = +150°C]					
		64 pins,	96 Kbytes of code							
		80 pins	flash memory			-				
			Products with at least 128 Kbytes of code flash memory	0.25 mA (MAX.) T _A = +150°C						
		100 pins	oute liabilitientoly	0.25 mA (MAX.) T _A = +150°C	1					

Table 8-1 Comparison of current of	each operating mode between RL78/F14 and 78K0R/Fx3
------------------------------------	--

Table 8-2 shows the comparison of the current of each function between the RL78/F14 and the 78K0R/Fx3.

Items		RL78/F14	78K0R/Fx3			
Watchdog timer operating	Grade L	0.22 mA (TYP.) f _{IL} = 15 kHz	(A) grade products	0.52 mA (TYP.) f _{IL} = 30 kHz		
current	Grade K		(A2) grade products			
	Grade Y			-		
A/D converter operating	Grade L	1.7 mA (MAX.)	(A) grade products	3.2 mA (MAX.)		
current	Grade K	When conversion at maximum speed	(A2) grade products	When conversion at maximum speed		
	Grade Y			-		
LVI (LVD) operating current	Grade L	0.08 μA (TYP.)	(A) grade products	9.0 μA (TYP.)		
	Grade K		(A2) grade products			
	Grade Y			-		



<Key Points on Porting>

•STOP Mode current (1)

The current in the 78K0R/Fx3 (A) grade is 0.025 mA; whereas that in the RL78/F14 Grade L is either 0.03 mA or 0.05 mA, i.e. higher than that in the 78K0R/Fx3 (A) grade products.

So confirm that it would not lead to problems when porting from the 78K0R/Fx3 (A) grade products to the RL78/F14 Grade L products.

•STOP Mode current (2)

When porting from the 78K0R/Fx3 (A2) grade products to the RL78/F14 Grade K products, take into consideration that the current in the RL78/F14 Grade K is either 0.06 mA or 0.10 mA, whereas that in the 78K0R/Fx3 (A2) grade is 0.120 mA.



9. Option byte

Some parts of the option bytes in the 78K0R/Fx3 are relocated to other registers in the RL78/F14. Figure 9-1 shows the comparison of the register configuration of the option bytes between the RL78/F14 and the 78K0R/Fx3.




Figure 9-1 Comparison of register configuration of option byte between RL78/F14 and 78K0R/Fx3

Table 9-1 Supplementary information for comparison of register configuration of option byte between RL78/F14 and 78K0R/Fx3

Number	Functions					
	Setting for the low-voltage detector	Option bytes of 78K0R/Fx3 \rightarrow Option bytes of RL78/F14				
	Internal high-speed oscillation clock (On-chip oscillator) frequency selection					
Â	P130 function selection (Normal output port/RESOUT pin)					
5	Clock monitor operation control					
3	PLL multiplication selection	Option bytes of 78K0R/Fx3 \rightarrow Other control registers of RL78/F14				
6	Internal low-speed oscillation (f_{IL}) \rightarrow Setting for the peripheral hardware clock (f_{CLK})					
	Setting for the internal low-speed oscillation operation					
8	Clock output selection (f _{MAIN} /f _{PLL} /f _{IL} /f _{SUB})					
	Clock output division value selection					
	Clock output enable/disable					

<Key Points on Porting>

$\cdot \textbf{Power-on-reset}$

In order to operate the RL78/F14 equivalent functionality to that of the Power-on-clear circuit in the 78K0R/Fx3, set the following values to the option bytes:

Option byte 000C1/020C1H: LVIMDS1, LVIMDS0 = 1, 1 (Reset mode)

·Voltage detection level

The voltage detection levels of the power-on-reset circuit in the RL78/F14 are different from those in the 78K0R/Fx3. The voltage drop detection threshold in the RL78/F14 cannot be set to the same value as the 78K0R/Fx3; however, the closest value can be set by using the option byte. Confirm that the difference would not lead to problems.



10. Protect function

The RL78/F14 is provided with the SFR guard function, which is equivalent to the safety support function (the GUARD register) in the 78K0R/Fx3.

The SFR guard function can be controlled by the invalid memory access detection control register (IAWCTL).

If the SFR guard function is specified, writing to SFRs which are subject to the guard is disabled, but reading from these SFRs can be carried out.

The functions and bits protected by SFR guard function are shown below.

·Port function

Control bit: GPORT bit (bit 2 of the IAWCTL register) Guarded SFR: PMxx, PUxx, PIMxx, POMxx, PMCxx, PITHLxx, ADPC, PIORx

Interrupt function

Control bit: GINT bit (bit 1 of the IAWCTL register) Guarded SFR: IFxx, MKxx, PRxx, EGPx, EGNx

$\cdot Clock \ control \ function \ and \ voltage \ detector$

Control bit: GCSC bit (bit 0 of the IAWCTL register)

Guarded SFR: CMC, CSC, OSTS, CKC, PER0, PER1, PER2, OSMC, LVIM, LVIS,

CANCKSEL, LINCKSEL, CKSEL, PLLCTL, MDIV, RTCCL, POCRES, STPSTC

<Key Points on Porting>

·Protected condition after reset release

In the 78K0R/Fx3, writing to the special registers such as the registers for the low-voltage detector (LVI) and clock control is prohibited by the GUARD register after a reset release.

In the RL78/F14, writing to the special registers which control the port function, the interrupt function, the clock control function, and the low-voltage detector function is valid. If you need to operate the RL78/F14 in the same way as the 78K0R/Fx3, disable writing to the corresponding SFRs by setting the corresponding control bit of the IAWCTL register.



11. I/O Port

11.1 Port configuration

The comparison of the I/O ports between the RL78/F14 and the 78K0R/Fx3 is shown in Table 11-1 to Table 11-7, broken down by the number of pins for each product.

11.1.1 100-pin products

Table 11-1 Comparison of I/O ports between RL78/F14 (100 pins) and 78K0R/FG3

	RL78/F14 (100 pins)	78K0R/FG3 (100 pins)		
I/O ports	P00 to P03	P00 to P03		
	P10 to P17 (Note 1)	P10 to P17		
	P30 to P34	P30 to P32		
	P40 to P47	P40 to P41, P42 to P43 (Note 2), P44 to P47		
	P50 to P57	P50 to P57		
	P60 to P63 (Note 1), P64 to P67	P60 to P67		
	P70 to P72 (Note 1), P73 to P77	P70 to P71, P72 (Note 2), P73, P74 (Note 2), P75, P76 (Note 2), P77		
	P80 to P87	P80 to P87		
	P90 to P97	P90 to P97		
	P100 to P107	P100 to P107		
	P120 (Note 1), P121 to P124 (Note 3), P125 to P127	P120, P121 to P124 (Note 3), P125 to P127		
	P130 (Note 4), P137 (Note 3)	P130 (Note 4)		
	P140	P140		
	P150 to P157	P150 to P157		

Notes 1. N-ch open-drain output (EV_{DD} tolerance) can be selected by setting the corresponding bit of the port output mode registers (POM1, POM6, POM7, POM12) to "1".

- 2. N-ch open-drain output (V_{DD} tolerance) can be selected by setting the corresponding bit of the port output mode registers (POM4, POM7) to "1".
- 3. The ports are input-only.
- 4. The ports are output-only.

11.1.2 80-pin products

Table 11-2 Comparison of I/O ports between RL78/F14 (80 pins) and 78K0R/FF3

	RL78/F14 (80 pins)	78K0R/FF3 (80 pins)		
I/O ports	P00 to P02	P00 to P02		
	P10 to P17 (Note 1)	P10 to P17		
	P30 to P34	P30 to P32		
	P40 to P47	P40 to P41, P42 to P43 (Note 2), P44 to P47		
	P50 to P57	P50 to P57		
	P60 to P63 (Note 1), P64 to P67	P60 to P67		
	P70 to P72 (Note 1), P73 to P77	P70 to P71, P72 (Note 2), P73, P74 (Note 2), P75, P76 (Note 2), P77		
	P80 to P87	P80 to P87		
	P90 to P97	P90 to P97		
	P120 (Note 1), P121 to P124 (Note 3), P125 to P126	P120, P121 to P124 (Note 3), P125 to P126		
	P130 (Note 4), P137 (Note 3)	P130 (Note 4)		
	P140	P140		

Notes 1. N-ch open-drain output (EV_{DD} tolerance) can be selected by setting the corresponding bit of the port output mode registers (POM1, POM6, POM7, POM12) to "1".

- 2. N-ch open-drain output (V_{DD} tolerance) can be selected by setting the corresponding bit of the port output mode registers (POM4, POM7) to "1".
- 3. The ports are input-only.
- 4. The ports are output-only.



11.1.3 64-pin products

	RL78/F14 (64 pins)	78K0R/FE3 (64 pins)		
I/O ports	P00	P00		
	P10 to P17 (Note 1)	P10 to P17		
	P30 to P34	P30 to P32		
	P40 to P43	P40 to P41, P42 to P43 (Note 2)		
	P50 to P53	P50 to P53		
	P60 to P63 (Note 1)	P60 to P63		
	P70 to P72 (Note 1), P73 to P77	P70 to P71, P72 (Note 2), P73, P74 (Note 2), P75, P76 (Note 2), P77		
	P80 to P87	P80 to P87		
	P90 to P96	P90 to P96		
	P120 (Note 1), P121 to P124 (Note 3), P125	P120, P121 to P124 (Note 3), P125		
	P130 (Note 4), P137 (Note 3)	P130 (Note 4)		
	P140	P140		

Notes 1. N-ch open-drain output (EV_{DD} tolerance) can be selected by setting the corresponding bit of the port output mode registers (POM1, POM6, POM7, POM12) to "1".

2. N-ch open-drain output (V_{DD} tolerance) can be selected by setting the corresponding bit of the port output mode registers (POM4, POM7) to "1".

- 3. The ports are input-only.
- 4. The ports are output-only.

11.1.4 48-pin products

Table 11-4 Comparison of I/O ports between RL78/F14 (48 pins) and 78K0R/FC3 (48 pins)

	RL78/F14 (48 pins)	78K0R/FC3 (48 pins)		
I/O ports	P00	P00		
	P10 to P17 (Note 1)	P10 to P17		
	P30 to P34	P30 to P32		
	P40, P41	P40, P41		
	P60 to P63 (Note 1)	P60 to P63		
	P70 to P72 (Note 1), P73	P70 to P71, P72 (Note 2), P73		
	P80 to P87	P80 to P87		
	P90 to P92	P90 to P92		
	P120 (Note 1), P121 to P124 (Note 3), P125	P120, P121 to P124 (Note 3), P125		
	P130 (Note 4), P137 (Note 3)	P130 (Note 4)		
	P140	P140		

Notes 1. N-ch open-drain output (EV_{DD} tolerance) can be selected by setting the corresponding bit of the port output mode registers (POM1, POM6, POM7, POM12) to "1".

2. N-ch open-drain output (V_{DD} tolerance) can be selected by setting the corresponding bit of the port output mode registers (POM7) to "1".

- 3. The ports are input-only.
- 4. The ports are output-only.



11.1.5 40-pin products

	RL78/F14 (48 pins)	78K0R/FC3 (40 pins)
I/O ports	P00	
	P10 to P17 (Note 1)	P10 to P17
	P30 to P34	P30 to P32
	P40 to P41	P40 to P41
	P60 to P63 (Note 1)	P60 to P63
	P70 to P72 (Note 1), P73	P70 to P71, P72 (Note 2), P73
	P80 to P87	P80 to P87
	P90 to P92	
	P120 (Note 1), P121 to P124 (Note 3), P125	P120, P121 to P122 (Note 3), P125
	P130 (Note 4), P137 (Note 3)	
	P140	

Notes 1. N-ch open-drain output (EV_{DD} tolerance) can be selected by setting the corresponding bit of the port output mode registers (POM1, POM6, POM7, POM12) to "1".

- 2. N-ch open-drain output (V_{DD} tolerance) can be selected by setting the corresponding bit of the port output mode registers (POM7) to "1".
- 3. The ports are input-only.
- 4. The port is output-only.

11.1.6 32-pin products

Table 11-6 Comparison of I/O ports between RL78/F14 (32 pins) and 78K0R/FB3 (32 pins)

	RL78/F14 (32 pins)	78K0R/FB3 (32 pins)		
I/O ports	P10 to P17 (Note 1)	P10 to P17		
	P30, P33 to P34	P30		
	P40 to P41	P40 to P41		
	P60 to P63 (Note 1)	P60 to P63		
	P80 to P85	P80 to P85		
	P120 (Note 1), P121 to P122 (Note 2), P125	P120, P121 to P122 (Note 2), P125		
	P137 (Note 2)			

Notes 1. N-ch open-drain output (EV_{DD} tolerance) can be selected by setting the corresponding bit of the port output mode registers (POM1, POM6, POM12) to "1".

2. The ports are input-only.

11.1.7 30-pin products

Table 11-7 Comparison of I/O ports between RL78/F14 (30 pins) and 78K0R/FB3 (30 pins)

	RL78/F14 (30 pins)	78K0R/FB3 (30 pins)		
I/O ports	P10 to P17 (Note 1)	P10 to P17		
	P30, P33 to P34	P30		
	P40 to P41	P40 to P41		
	P80 to P87	P80 to P87		
	P120 (Note 1), P121 to P122 (Note 2), P125	P120, P121 to P122 (Note 2), P125		
	P137 (Note 2)			

Notes 1. N-ch open-drain output (EV_{DD} tolerance) can be selected by setting the corresponding bit of the port output mode registers (POM1, POM12) to "1".

2. The ports are input-only.



11.2 Comparison of Port functions between RL78/F14 and 78K0R/Fx3

Table 11-8 shows the comparison of the port functions between the RL78/F14 and the 78K0R/Fx3.

	RL78/F14	78K0R/Fx3
Port I/O setting	Port mode registers: PMxx (Note 1) 0: Output mode 1: Input mode	
Port output latch	Port registers: Pxx 0: Output "L" 1: Output "H"	
Pull-up control	Pull-up resistor option registers: PUxx (Note 1) The function can be selected individually for each The setting is valid only when the input port mode	
Specifying threshold level for input ports	Port input mode registers: PIMxx (Note 1) Port input threshold control register: PITHLxx (Note 1) Selectable for each pin \cdot PIMxx = 0, PITHLxx = 0 \rightarrow Schmitt1 input buffer V _{IL} = 0.35EV _{DD} \cdot PIMxx = 0, PITHLxx = 1 \rightarrow Schmitt3 input buffer V _{IL} = 0.5EV _{DD} \cdot PIMxx = 1, PITHLxx = 0 \rightarrow TTL input buffer V _{IL} = 0.8V	Port input mode registers: PIMxx The function can be selected individually for each pin. \cdot PIMxx = 0 \rightarrow Normal input buffer V _{IL} = 0.35EV _{DD} \cdot PIMxx = 1 \rightarrow TTL input buffer V _{IL} = 0.8V
Port read selection	Port mode select register: PMS (Note 2) 0: The value of Pmn is read when the port is set to output mode. 1: The pin output level is read when the port is set to output mode.	-
Port assignment	Peripheral I/O redirection registers: PIOR0 to PIOR8 (Note 1)	-

Table 11-8 Comparison of Port functions between RL78/F14 and 78K0R/Fx3

Notes 1. In the RL78/F14, it is possible to enable/disable the register write protection with the SFR guard function.

2. The setting applies to all the ports.

<Key Points on Porting>

·Setting for Port functions

The following registers are used to switch the pins to a port function pin or an analog input pin in the RL78/F14. To use a pin as a port function pin, set the corresponding register to the port function pin (digital input/output).

- Port mode control registers: PMC7, PMC9, PMC12
- A/D port configuration register: ADPC



11.3 Connection of unused pins

Table 11-9 shows the comparison of the connections of unused pins between the RL78/F14 and the 78K0R/Fx3, providing an example of each product with 100 pins, i.e. the RL78/F14 (100 pins) and the 78K0R/FG3.

Port type		RL78/F	14 (100 pins)	78K0R/FG3 (100 pins)		
	Corresponding pins		Connection of unused pins	Corresponding pins		Connection of unused pins
I/O ports	P33, P34 P80 to P87	input	Connect to V_{DD} or V_{SS} via resistor, independently.	P00 to P03 P10 to P17	input	Connect to EV_{DD0} , EV_{DD1} , EV_{SS0} , or EV_{SS1} via resistor,
	P90 to P97 P100 to P105 P121 to P124	output	Leave open	P30 to P32 P40 to P47 P50 to P57		independently (Note 2).
	P00 to P03 P10 to P17 P30 to P32 P40 to P47 P50 to P57 P60 to P67 P70 to P77 P106 to P107 P120, P125 to P127 P140 P150 to P157	output	Connect to EV _{DD0} , EV _{DD1} , EV _{SS0} , or EV _{SS1} via resistor, independently (Note 2). Leave open	P60 to P67 P70 to P77 P80 to P87 P90 to P97 P100 to P107 P120 to P127 P130 P140 P150 to P157	output	Leave open
Input- only ports	P121 to P124 P137	Connect Independ	to V _{DD} or V _{SS} via resistor, lently.	P121 to P124	Connect to V_{DD} or V_{SS} via resistor, Independently.	
Output- only ports	P130 (Note 1)	Leave op	•	P130 (Note 1)	Leave op	

Table 11-9 Comparison of connections of unused pins between RL78/F14 (100 pins) and 78K0R/FG3

Notes 1. Do not apply reversal supply voltage to the pin because the pin cannot be set to the input mode by a program.

2. Power supply pins differ, depending on the products. See **Table 11-10** and **Table 11-11** for the power supplies and the corresponding pins for each product.



Table 11-10 RL78/F14 Pin I/O buffer power supplies

Product	Power supply	Corresponding pins
R5F10PPx (x = E, F, G, H, J)	EV_{DD0}, EV_{DD1}	P00-P03, P10-P17, P30-P32, P40-P47, P50-P57, P60-P67, P70-P77, P106, P107, P120, P125-
		P127, P130, P140, P150-P157
	V _{DD}	P33, P34, P80-P87, P90-P97, P100-P105, P121-P124, P137
R5F10PMx (x = E, F)	EV _{DD0}	P00-P02, P10-P17, P30-P32, P40-P47, P50-P57, P60-P67, P70-P77, P96, P97, P120, P125, P126, P130, P140
	V _{DD}	P33, P34, P80-P87, P90-P95, P121-P124, P137
R5F10PMx (x = G, H, J)	EV _{DD0}	P00-P02, P10-P17, P30-P32, P40-P47, P50-P57, P60-P67, P70-P77, P120, P125, P126, P130,
		P140
	V _{DD}	P33, P34, P80-P87, P90-P97, P121-P124, P137
R5F10PLx (x = E, F)	EV _{DD0}	P00, P10-P17, P30-P32, P40-P43, P50-P53, P60-P63, P70-P77, P96, P120, P125, P130, P140
	V _{DD}	P33, P34, P80-P87, P90-P95, P121-P124, P137
R5F10PLx (x = G, H, J)	EV _{DD0}	P00, P10-P17, P30-P32, P40-P43, P50-P53, P60-P63, P70-P77, P120, P125, P130, P140
	V _{DD}	P33, P34, P80-P87, P90-P96, P121-P124, P137
R5F10PGx (x = D, E, F, G, H, J)	V _{DD}	P00, P10-P17, P30-P34, P40, P41, P60-P63, P70-P73, P80-P87, P90-P92, P120-P125, P130,
		P137, P140
R5F10PBx (x = D, E)	V _{DD}	P10-P17, P30, P33, P34, P40, P41, P60-P63, P80-P85, P120-P122, P125, P137
R5F10PAx (x = D, E)	V _{DD}	P10-P17, P30, P33, P34, P40, P41, P80-P87, P120-P122, P125, P137

Table 11-11 78K0R/Fx3 Pin I/O buffer power supplies

Product	Power supply	Corresponding pins						
78K0R/FG3	AV _{REF}	P80-P87, P90-P97, P100-P107						
	EV _{DD0} , EV _{DD1}	P00-P03, P10-P17, P30-P32, P40-P47, P50-P57, P60-P67, P70-P77, P120, P125-P127, P130,						
		P140, P150-P157						
	V _{DD}	P121-P124						
78K0R/FF3	AV _{REF}	P80-P87, P90-P97						
	EV _{DD}	P00-P02, P10-P17, P30-P32, P40-P47, P50-P57, P60-P67, P70-P77, P120, P125, P126, P130,						
		P140						
	V _{DD}	P121-P124						
78K0R/FE3	AV _{REF}	P80-P87, P90-P96						
	EV _{DD}	P00, P10-P17, P30-P32, P40-P43, P50-P53, P60-P63, P70-P77, P120, P125, P130, P140						
	V _{DD}	P121-P124						
78K0R/FC3 (48 pins)	AV _{REF}	P80-P87, P90-P92						
	EV _{DD}	P00, P10-P17, P30-P32, P40, P41, P60-P63, P70-P73, P120, P125, P130, P140						
	V _{DD}	P121-P124						
78K0R/FC3 (40 pins)	AV _{REF}	P80-P87						
	EV _{DD}	P10-P17, P30-P32, P40, P41, P60-P63, P70-P73, P120, P125						
	V _{DD}	P121, P122						
78K0R/FB3 (32 pins)	AV _{REF}	P80-P85						
	EV _{DD}	P10-P17, P30, P40, P41, P60-P63, P120, P125						
	V _{DD}	P121, P122						
78K0R/FB3 (30 pins)	AV _{REF}	P80-P87						
	EV _{DD}	P10-P17, P30, P40, P41, P120, P125						
	V _{DD}	P121, P122						



12. Interrupts

Table 12-1 shows the comparison of the interrupt sources between the RL78/F14 and the 78K0R/Fx3.

	RL78/F14					78K0R/Fx3										
Vector		s	s	s	s	s	s		FE			23	FE3	FF3	FG3	
table	Interrpt source	30 pins	32 pins	48 pins	64 pins	80 pins	100 pins	Interrpt source	pins	32 pins	40 pins	pins	pins	80 pins	pins	Key points on porting
address	Source	ĕ	ŝ	4	ě	8	10	Source	301	32	40	8	64	80	100	
00000H	RESET	0	0	0	0	0	0	RESET	0	0	0	0	0	0	0	
	POR	0	0	0	0	0		POC	0	0	0	0	0	0	0	
	LVD	0	0	0	0	0	0	LVI	0	0	0	0	0	0	0	
	WDT	0	0	0	0	0		WDT	0	0	0	0	0	0	0	
	TRAP IAW	0	0	0	0	0	0	TRAP IAW	0	0	0	0	0	0	0	
	CLM	0	Õ	0	õ	Ő		CLKM	õ	Ő	õ	0	0	0	0	
	reserved							reserved								
00004H	INTWDTI	0	0	0	0	0		INTWDTI	0	0	0	0	0	0	0	
00006H	INTLVI	0	0	0	0	0		INTLVI	0	0	0	0	0	0	0	
00008H 0000AH	INTP0 INTP1	0	0	0	0	0	0	INTP0 INTP1	0	0	0	0	0	0	0	
0000CH	INTP2	0	0	0	0	0		INTP2	0	0	0	0	0	0	0	
0000EH	INTP3	0	0	0	0	0	0	INTP3	0	0	0	0	0	0	0	
00010H	INTP4	0	0	0	0	0	0	INTP4	0	0	0	0	0	0	0	
	INTSPM	0	0	0	0	0	0									
00012H	INTP5	0	0	0	0	0	0	INTP5	0	0	0	0	0	0	0	
00014H	INTCMP0	0	-	0	0	O Note 3	0		_				_	_		
00014H	INTP13 INTCLM	-	0	0	0	0.000	0	INTCLM	0	0	0	0	0	0	0	
00016H	INTST0	0	0	0	0	0	0									
	INTCSI00	0	0	0	0	0		INTCSI00	0	0	0	0	0	0	0	
	INTIIC00	0	0	0	0	0	0									
00018H	INTSR0	0	0	0	0	0	0					_				
	INTCSI01	0	0	0	0	0		INTCSI01	0	0	0	0	0	0	0	
0001AH	INTIIC01 INTTRD0	0	0	0	0	0	0	INTERNA O	0	0	0	0	0	0	0	Use the corresponding interrupt of DTC
0001AH	INTTRD0	0	0	0	0	0		INTDMA0 INTDMA1	0	0	0	0	0	0	0	Use the corresponding interrupt of DTC
0001EH	INTTRD1	0	0	0	0	0		INTWUTM	0	0	0	0	0	0	0	Use Timer RJ, TAU or Timer RD
00020H	INTRAM	Õ	Õ	Õ	Õ	Õ	Õ	INTFL	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Allocated to 00062H
00022H	INTLIN0TRM	0	0	0	0	0	0	INTLT0	0	0	0	0	0	0	0	
00024H	INTLIN0RVC	0	0	0	0	0		INTLR0	0	0	0	0	0	0	0	
00026H	INTLIN0STA	0	0	0	0	0		INTLS0	0	0	0	0	0	0	0	
00028H	INTLIN0	-	0	0	0	0	0			0	0	0	0			
00028H	INTICA0	-	0	0	0	0		INTPLR0 INTP8	0	-	-	-	-	0	0	Use 0004AH (INTLINOWUP)
0002/11	INTRTC	0	0	0	õ	õ	õ		-					0	0	
0002CH	INTTM00	0	0	0	0	0		INTTM00	0	0	0	0	0	0	0	
0002EH	INTTM01	0	0	0	0	0		INTTM01	0	0	0	0	0	0	0	
00030H	INTTM02	0	0	0	0	0	0	INTTM02	0	0	0	0	0	0	0	
00032H	INTTM03	0	0	0	0	0	0	INTTM03	0	0	0	0	0	0	0	
00034H 00036H	INTAD INTP6	-	0	0	0	0	0	INTAD INTLT1	0	0	0	0	0	0	0	Use 00066H (INTLIN1TRM)
0000011	INTTM11H	0	0	0	0	0	0		0	0	0	0	0	0	0	
00038H	INTP7	-	-	Õ	Õ	Õ		INTLR1	0	0	0	0	0	0	0	Use 00068H (INTLIN1RVC)
	INTTM13H	0	0	0	0	0	0									
0003AH	INTP9	-	-	0	0	0	0	INTLS1	0	0	0	0	0	0	0	Use 0006AH (INTLIN1STA)
	INTTM01H	0	0	0	0	0	0		-			-			-	
0003CH		-	-	-	0	0		INTPLR1	0	0	0	0	0	0	0	Use 00064H (INTLIN1WUP)
0003EH	INTTM03H INTST1	0	0	0	0	0	0									
SSOOLIT	INTCSI10	-	-	0	0	0		INTCSI10	0	0	0	0	0	0	0	
	INTIIC10	-	-	Ő	Õ	Õ	õ									
00040H	INTSR1	0	0	0	0	0	0									
	INTCSI11	-	-	0	0	0		INTCSI11	-	-	-	-	-	-	0	
000.101	INTIIC11	-	-	0	0	0		INTIIC11	-	0	0	0	0	0	0	
00042H 00044H	INTTM04 INTTM05	0	0	0	0	0	0	INTTM04 INTTM05	0	0	0	0	0	0	0	
	INTTM05 INTTM06	0	0	0	0	0		INTTM05 INTTM06	0	0	0	0	0	0	0	
	INTTM06	0	0	0	0	0		INTTM06	0	0	0	0	0	0	0	
0004AH		-	-	-	Õ	Õ		INTP6	-	-	Õ	Õ	Õ	Õ	Õ	Allocated to 00036H
	INTLIN0WUP	0	0	0	0	0	0	INTKR	-	-	0	0	0	0	0	Allocated to 0004CH
0004CH		0	0	0	0	0		INTP7	-	-	-	0	0	0	0	Allocated to 00038H
	INTCAN0ERR	0	0	0	0	0		INTCOERR	-	-	ONote 1	O ^{Note 1}	O ^{Note 1}	O ^{Note 1}	0	
	INTCAN0WUP	0	0	0	0	0		INTCOWUP	-	-	O ^{Note 1}	O ^{Note 1} O ^{Note 1}	O ^{Note 1} O ^{Note 1}	O ^{Note 1}	0	
	INTCAN0CER	0	0	0	0	0		INTCOREC INTCOTRX	-	-	O ^{Note 1}	ONote 1	ONote 1	O ^{Note 1}	0	
	INTCANGRER	0	0	0	0	0		INTEGRA	0	0	0	0	0	0	0	Allocated to 0005AH
	INTCANGERR	0	0	0	Õ	0		INTTM11	Ő	0	0	Õ	0	0	0	Allocated to 0005CH
	INTTM10	0	0	0	0	0		INTTM12	0	0	0	0	0	0	0	Allocated to 0005EH
	INTTM11	0	0	0	0	0		INTTM13	-	-	0	0	0	0	0	Allocated to 00060H
0005EH	INTTM12	0	0	0	0	0	0	INTMD	0	0	0	0	0	0	0	Corresponding interrupt does not exist (division instruction)

Table 12-1 Comparison of interrupt sources between RL78/F14 and 78K0R/Fx3 (1/2)



Table 12-1 Comparison of interrupt sources between RL78/F14 and 78K0R/Fx3 (2/2)

RL78/F14						78K0R/Fx3															
Vector							s		FE	33	F	23	FE3	FF3	FG3						
table	Interrpt	pins	32 pins	48 pins	64 pins	pins) pins	Interrpt	pins	pins	40 pins	pins	pins	pins	pins	Key points on porting					
address	source	30	32	46	64	80	100	source	30 F	32 F	40 F	48 p	64 p	80	100						
00060H	INTTM13	0	0	0	0	0	0	INTST2	-	-	-	-	O ^{Note 2}	0	0	Corresponding interrupt does not exist (Use the corresponding function of another UART)					
								INTIIC20	-	-	-	-	ONote 2	0	0	Corresponding interrupt does not exist(Use the corresponding function of another I2C)					
00062H	INTFL ^{Note 6}	0	0	0	0	0	0	INTSR2	-	-	-	-	O ^{Note 2}	0	0	Corresponding interrupt does not exist (Use the corresponding function of another UART)					
00064H	INTP12	-	-	-	O ^{Note 4}	O ^{Note 3}	0	INTPR2	-	-	-	-	ONote 2	0	0	Corresponding interrupt does not exist (Use the corresponding function of another INTP)					
	INTLIN1WUP	-	-	O ^{Note 5}	0)	0														
00066H	INTLIN1TRM	-	-	\circ	O ^{Note 4})	0	INTTM14	0	0	0	0	0	0	0	Allocated to 0006CH					
00068H	INTLIN1RVC	-	-	O ^{Note 5}	0		0	INTTM15	-	-	0	0	0	0	0	Allocated to 0006EH					
0006AH	INTLIN1STA	-	-	Ŷ	O ^{Note 4})	0	INTTM16	0	0	0	0	0	0	0	Allocated to 00070H					
	INTLIN1	-	-	O ^{Note 5}	O ^{Note 4}		0														
0006CH	INTTM14	-	-	0	O ^{Note 4})	0	INTTM17	-	-	0	0	0	0	0	Allocated to 00072H					
0006EH	INTTM15	-	-	O ^{Note 5}	0		0	INTTM20	-	-	-	-	0	0	0	Corresponding interrupt does not exist (Use the corresponding function of another timer)					
00070H	INTTM16	-	-	O ^{Note 5}	O ^{Note 4}		0	INTTM21	-	-	-	-	0	0	0	Corresponding interrupt does not exist (Use the corresponding function of another timer)					
00072H	INTTM17	-	-	O ^{Note 5}	O ^{Note 4}	O ^{Note 3}	0	INTTM22	-	-	-	-	0	0	0	Corresponding interrupt does not exist (Use the corresponding function of another timer)					
	reserved							INTTM23	-	-	-	-	0	0	0	Corresponding interrupt does not exist (Use the corresponding function of another timer)					
00076H	0076H reserved					INTTM25	-	-	-	-	-	-	0	Corresponding interrupt does not exist (Use the corresponding function of another timer)							
	00078H reserved						INTTM27	-	-	-	-	-	-	0	Corresponding interrupt does not exist (Use the corresponding function of another timer)						
0007AH	reserved							INTDMA2	-	-	-	0	0	Ö	0	Use the corresponding DTC interrupt					
0007CH	reserved							INTDMA3	-	-	-	0	0	Ō	0	Use the corresponding DTC interrupt					
0007EH	BRK	0	0	0	0	0	Ö	BRK	0	0	0	Ö	0	Ō	0						

Notes 1. Only provided for the CAN incorporated products (FF3: μPD78F1836 to 78F1840, FE3: μPD78F1831 to 78F1835, FC3: μPD78F1826 to 78F1830).

- Only provided for the μPD78F1821, μPD78F1822, μPD78F1831 to 78F1835 of the 78K0R/FE3 (64 pins).
- 3. Only provided for the products with 128 Kbytes to 256 Kbytes of code flash memory (R5F10PMG, R5F10PMH, R5F10PMJ).
- 4. Only provided for the products with 128 Kbytes to 256 Kbytes of code flash memory (R5F10PLG, R5F10PLH, R5F10PLJ).
- 5. Only provided for the products with 128 Kbytes to 256 Kbytes of code flash memory (R5F10PGG, R5F10PGH, R5F10PGJ).
- 6. Do not use this interrupt because it is a reserved function.

<Key Points on Porting>

·Vector table (1)

Whether in the RL78/F14 or the 78K0R/Fx3, some of the interrupt sources are allocated to the same vector table address. When the interrupt sources shown below occur at the same time, determine which of the interrupt sources causes the interrupt by using such as the INTFLG0 register.

[Target interrupt sources for RL78/F14]

INTP4/INTSPM (0010H), INTP5/INTCMP0 (0012H), INTP13/INTCLM (0014H), INTP8/INTRTC (002AH), INTP11/INTLIN0WUP (004AH), INTP12/INTLIN1WUP(0064H)

·Vector table (2)

Whether in the RL78/F14 or the 78K0R/Fx3, some of the interrupt sources are allocated to the same vector table address. When the interrupt sources shown below occur at the same time, it is not possible to determine which of interrupt sources causes the interrupt. Confirm that it would not lead to problems when you examine the specifications of your products or systems.

[Target interrupt sources for RL78/F14]

INTP6/INTTM11H (0036H), INTP7/INTTM13H (0038H), INTP9/INTTM01H (003AH),

INTP10/INTTM03H (003CH)



13. Watchdog timer

Table 13-1 shows the comparison of the functions of the watchdog timer (WDT) between the RL78/F14 and the 78K0R/Fx3.

Table 13-1 Comparison of functions of WDT between RL78/F14 and 78K0R/Fx3

Comparison targets	RL78/F14	78K0R/Fx3
Operation clock	WDT-dedicated low-speed on-chip oscillator clock (f_{WDT})	Internal low-speed oscillation clock.
Start timing of counter	After a reset release (When WDTON bit of the option	on byte is set to "1")
Count operations	Increment	
How to refresh WDT	Writing "ACH" to the WDTE register	
Count period	Setting value of the bits WDCS2 to WDCS0 of the option byte determines [When f _{WDT} = 17.25 kHz (MAX.)] 3.71 ms	Setting value of the bits WDCS2 to WDCS0 of the option byte determines [When $f_{IL} = 33 \text{ kHz} (MAX.)$] 3.88 ms
	7.42 ms 14.84 ms 29.68 ms 118.72 ms 474.89 ms 949.79 ms 3799.18 ms	7.76 ms 15.52 ms 31.03 ms 124.12 ms 496.48 ms 992.97 ms 3971.88 ms
Operation when condition, under which reset occurs due to WDT, is met	An internal reset signal is generated	
Conditions under which reset occurs due to WDT	 If the watchdog timer counter overflows. If data is written to the WDTE register during a win If a 1-bit manipulation instruction is executed on th If data other than "ACH" is written to the WDTE register 	e WDTE register
How to determine whether reset occurs due to WDT or not	Determined by checking the WDCLRF bit of the RESF register; this bit is set to "1" when an internal reset request occurs due to WDT.	Determined by checking the WDRF bit of the RESF register; this bit is set to "1" when an internal reset request occurs due to WDT.
Window open period	The value of the WINDOW1 and WINDOW0 bits determines the window open period 50% 75% 100%	The value of the WINDOW1 and WINDOW0 bits determines the window open period 25% 50% 75% 100%
Operation in HALT mode Operation in STOP mode	Whether the WDT operation stops or continues in the HALT/STOP mode can be determined by setting the WDSTBYON bit of the option byte after setting the WDTON bit of the option byte to "1".	The value of the LIOUSE bit of the option byte determines whether the internal low-speed oscillation operation is enabled or stopped in HALT mode. Whether the WDT operation stops or continues when HALT mode is set while the internal low- speed oscillation is operating can be determined by setting the WDSTBYON bit of the option byte after setting the WDTON bit of the option byte to "1". The value of the LIOSTOPB bit of the option byte determines whether the internal low-speed oscillation operation is enabled or stopped in STOP mode. Whether the WDT operation stops or continues when STOP mode is set while the internal low- speed oscillation is operating can be determined by



<Key Points on Porting>

·WDT operations in HALT/STOP mode

In the 78K0R/Fx3, the LIOUSE bit and the LIOSTOPB bit are used to enable or stop the internal low-speed oscillator in HALT mode and STOP mode, respectively. On the other hand, in the RL78/F14, the WDTON bit is used to enable or stop the WDT-dedicated low-speed on-chip oscillator clock in HALT/STOP mode. For this reason, in the RL78/F14, once the WDT counter operation is enabled by the WDTON bit of the option byte, the WDT operation is stopped or started by using the WDSTBYON bit of the option byte.

$\cdot \textbf{WDT}$ interval interrupt operation

The timing of the WDT interval interrupt differs between the RL78/F14 and the 78K0R/Fx3 as shown below. Confirm that the difference would not lead to problems.

- RL78/F14: When 75% of overflow time + $1/2 f_{WDT}$ is reached.
- 78K0R/Fx3: When 75% of overflow time is reached.

·Window open period

The setting of 25% can be selected as the window open period in the 78K0R/Fx3. On the other hand, the setting of 25% does not exist in the RL78/F14. When the window open period is 25% in the 78K0R/Fx3 and it is other than 100% in the RL78/F14, confirm that the difference would not lead to problems.



14. DTC

Table 14-1 shows the comparison between the DTC functions in the RL78/F14 and the DMA functions in the 78K0R/Fx3. Figure 14-1 shows the comparison between the DTC data transfer sequence and the DMA data transfer sequence. Figure 14-2 shows the comparison of the functions between the DTC activation sources and the DMA start sources.



Table 14-1 Comparison between DTC functions in RL78/F14 and DMA functions in 78K0R/Fx3

Comparison targets			RL78/F14 DTC		78KOR/Fx3 DMA							
Transfer direction	$SFR \rightarrow SFR$ $SFR \rightarrow RAM$ $RAM \rightarrow SFI$ $RAM \rightarrow RAI$ Mirror area - Mirror area - Data flash m Data flash m	M R M → SFR → RAM nemory	I → SFR		\cdot SFR \rightarrow RAM \cdot RAM \rightarrow SFR							
Unit of transfers	 8 bits 	lonnony			-8 bits							
Transfer mode	·16 bits ·Normal mod ·Repeat mod ·High-speed	le	r		•16 bits •Single-transfer	mode						
Maximum size of block to be transferred	Normal mode (8-bit transfe Normal mode (16-bit trans	er) e	256 bytes/1 byte (high-sp 512 bytes/2 bytes (high-sp	,	·Single-transfer	mode: 2048 by	tes					
	Repeat mode	,	255 bytes/ 1 byte at 8-bit transfer (hig 2 bytes at 16-bit transfer (high-speed transfer)								
Activation sources	30 pins 32 pins			37 sources (Note 1)	30 pins 32 pins 40 pins		15 sol	urces (Note 6	5)			
	48 pins 64 pins 80 pins	of co	ucts with up to 96 Kbytes de flash memory ucts with at least 128	38 sources (Note 1) 44 sources (Note 1)	48 pins 64 pins 80 pins	64 pins			<u>'</u>)			
Number of clocks	100 pins		es of code flash memory fer operation: 14 clocks (MA	44 sources (Note 1)	100 pins							
for each transfer operation	·Vector read ·Control dat ·Control dat ·Control dat ·Data read ·Data write For each high <u>Number of cl</u> ·Vector read	d =1 clo a read : a write- = 4 cloc = 2 cloc n-speec ocks (<u>D</u> d and co a write- = 1 cloc	= 4 clocks back = 3 clocks ks d DTC transfer operation: 5 c <u>letails)</u> ontrol data read = 1 clock back = 1 clock k	clocks (MAX.)								
Control data DTC vector address area	area (46 byte	es), the	is allocated in the order of th reserved area (18 bytes), an e start address of this area is	d the DTC control data	(excluding the upper limit of t	general-purp he area are sh	ferred from/to th ose registers); th own below.					
	DTCBAR reg	gister (F	xx00H: xx is specified by the	DTCBAR register).	Siz Code Flash Memory	e RAM	yy (Note 4)	RAM Lower limit	address Upper limit			
					24 Kbytes 32 Kbytes	1.5 Kbytes 2 Kbytes	04, 08, 12 05, 09, 13, 18	FF900H FF700H	FFEFFH FFEFFH			
					48 Kbytes 64 Kbytes	3 Kbytes 4 Kbytes	06, 10, 14, 19 07, 11, 15, 20, 23, 26,	FF300H FEF00H	FFEFFH			
					96 Kbytes	6 Kbytes	31, 36, 41 16, 21, 24, 27, 32, 37, 42	FE700H	FFEFFH			
					128 Kbytes	8 Kbytes	17, 22, 25, 28, 33, 38, 43	FDF00H	FFEFFH			
					192 Kbytes 256 Kbytes	12 Kbytes 16 Kbytes	29, 34, 39, 44 30, 35, 40, 45	FCF00H FBF00H	FFEFFH FFEFFH			
Transfer pending	Supported				Supported							
High-speed transfer	Supported (2	types)					-					
Operation in HALT mode	Operable				Operable							
Operation in STOP mode			ces can be accepted ZE mode enables DTC tran	sfer)	Operation is stopped (Note 5)							



- Notes 1. For each activation source, one set of control data is selectable from among 24 sets of the control data.
 - 2. For two channels of DMA0 and DMA1, 15 sources are selectable. On the other hand, for two channels of DMA2 and DMA3, 17 sources are selectable (Among the trigger numbers to which the start sources are assigned, there are two trigger numbers, each of which is shared by two start sources). For details, see the user's manual.
 - 3. When all the following conditions are met, the number of the clocks for the transfer operation reaches the maximum.
 - The data is transferred from the data flash memory to the SFR, or from the data flash memory to the RAM.
 - The DTCCTj registers, the DTRLDj registers, the DTSARj registers, and the DTDARj registers are written back.
 - The setting of the DTCCR register is any of the following (1) to (3).
 - (1) Normal mode (MODE = 0), the destination address is incremented (DAMOD = 1), and the source address is incremented (SAMOD = 1).
 - (2) Repeat mode (MODE = 1), the transfer source is specified as the repeat area (RPTSEL = 1), and the destination address is incremented (DAMOD = 1).
 - (3) Repeat mode (MODE = 1), the transfer destination is specified as the repeat area (RPTSEL=0), and the source address is incremented (SAMOD=1).
 - 4. "yy" indicates the lower 2 bits of a part number of the product of "µPD78F18yy".
 - 5. If a DMA transfer and a STOP instruction execution contend, the DMA transfer might be corrupted. Therefore stop the DMA before executing the stop instruction.
 - 6. For two channels of DMA0 and DMA1, 15 sources are selectable.






Figure 14-1 Comparison between DTC data transfer sequence in RL78/F14 and DMA data transfer sequence in 78K0R/Fx3






Figure 14-2 Comparison of functions between DTC activation sources in RL78/F14 (100 pins) and DMA start sources in 78K0R/FG3



<Key Points on Porting>

·Setting to disable/enable operation

The RL78/F14 can activate/deactivate the DTC by controlling the clock supply to the DTC, in the same way as done with the DENn flags of the DRCn registers in the 78K0R/Fx3. The DTCEN bit of the peripheral enable register 1 (PER1) is used for the setting. When using the DTC, be sure to set the DTCEN bit to "1" (the input clock supply is enabled) before accessing the DTC-related registers.

·High-speed transfer

In the RL78/F14, the normal DTC transfer requires up to 14 clocks at a maximum. For this reason, consider the use of high-speed DTC transfer in the RL78/F14, if the number of clocks for the transfer operation needs to be close to that of the 78K0R/Fx3. However, the source address for high-speed DTC transfer is limited to the SFR area (including the 2nd SFR area). Also, the required number of clocks for high-speed DTC transfer is up to 5 clocks at a maximum. Confirm these differences from the DMA in the 78K0R/Fx3 would not lead to problems. For details on how to use these features, refer to the user's manuals.

-Setting for DTC source address register and DTC destination address register

In the same way as done with the DRA3-0 registers in the 78K0R/Fx3, the lower 16 bits of the transfer source address and the transfer destination address are set to the DTC source address register (DTSARi) and the DTC destination address register (DTDARj), respectively. The sum of the value set to the DTSARi/DTDARj registers and F0000H is used as the transfer source/destination address.



15. Timer

The possible examples of porting from the timers in the 78K0R/Fx3 to those in the RL78/F14 are shown below:

·From the timer array unit (referred as TAU from here) in the 78K0R/Fx3 to that in the RL78/F14

·From the 16-bit wakeup timer (referred as WUTM from here) in the 78K0R/Fx3 to the Timer RJ in the RL78/F14

·From the TAU in the 78K0R/Fx3 to the Timer RD in the RL78/F14

<Key Points on Porting>

·Number of channels of TAU

In the 78K0R/Fx3, TAU consists of any of "8 channels + 5 channels", "8 channels × 2 units", "8 channels × 2 units", "8 channels × 2 units", or "8 channels × 3 units". On the other hand, in the RL78/F14 with up to 80 pins and up to 96 Kbytes of the code flash memory, the TAU consists of "8 channels + 4 channels". Due to this fact, depending on the choice of the RL78/F14 product, there may be a shortage of the number of the necessary channels when TAU is used. For the details of number of channels of the TAU, see the following pages.



15.1 Porting code for TAU in 78K0R/Fx3 over to that in RL78/F14

Figure 15-1 shows the relationship between each mode of the TAU in the RL78/F14 and that in the 78K0R/Fx3.




Figure 15-1 Relationship between each mode of TAU in RL78/F14 and that in 78K0R/Fx3



RL78/F14 Application Note

Table 15-1 and Table 15-2 show the number of channels of the TAU in each product of the RL78/F14 and the 78K0R/Fx3, respectively. Also, Table 15-3 and Table 15-4 show the available channels of the TAU in each product of the RL78/F14 and the 78K0R/Fx3, respectively. For the assignment of TAU I/O pins (TImn, TOmn), see **CHAPTER 3 PIN assignment**.

			48 pins		64 pins		80 pins		
			Code flas	h memory	Code flas	h memory	Code flas	h memory	
Unit	30 pins	32 pins	48 Kbytes	128 Kbytes	64 Kbytes	128 Kbytes	64 Kbytes	128 Kbytes	100 pins
			to	to	to	to	to	to	
			96 Kbytes	256 Kbytes	96 Kbytes	256 Kbytes	96 Kbytes	256 Kbytes	
TAU0	8	8	8	8	8	8	8	8	8
TAU1	4	4	4	8	4	8	4	8	8
Total	12	12	12	16	12	16	12	16	16

Table 15-2 Number of channels of TAU in each product in 78K0R/Fx3

78K0I	R/FB3	78K0R/FC3		78K0R/FE3	78K0R/FF3	78K0R/FG3
30 pins	32 pins	40 pins	48 pins	64 pins	80 pins	100 pins
8	8	8	8	8	8	8
5	5	8	8	8	8	8
-	-	-	-	4	4	8
13	13	16	16	20	20	24
	30 pins 8 5 -	8 8 5 5 	30 pins 32 pins 40 pins 8 8 8 5 5 8 - - -	30 pins 32 pins 40 pins 48 pins 8 8 8 8 5 5 8 8 - - - -	30 pins 32 pins 40 pins 48 pins 64 pins 8 8 8 8 8 5 5 8 8 8 - - - 4 4	30 pins 32 pins 40 pins 48 pins 64 pins 80 pins 8 8 8 8 8 8 8 5 5 8 8 8 8 8 - - - 4 4

-: Not provided



Table 15-3 Available channels of TAU in each product of RL78/F14

				48	pins	64	pins	80	pins	
				Code flas	h memory	Code flas	h memory	Code flas	h memory	
Unit	Channel	30 pins	32 pins	48 Kbytes	128 Kbytes	64 Kbytes	128 Kbytes	64 Kbytes	128 Kbytes	100 pins
				to	to	to	to	to	to	
				96 Kbytes	256 Kbytes	96 Kbytes	256 Kbytes	96 Kbytes	256 Kbytes	
TAU0	0	0	0	0	0	0	0	0	0	0
	1	0	0	0	0	0	0	0	0	0
	2	0	0	0	0	0	0	0	0	0
	3	0	0	0	0	0	0	0	0	0
	4	0	0	0	0	0	0	0	0	0
	5	0	0	0	0	0	0	0	0	0
	6	0	0	0	0	0	0	0	0	0
	7	0	0	0	0	0	0	0	0	0
TAU1	0	0	0	0	0	0	0	0	0	0
	1	0	0	0	0	0	0	0	0	0
	2	0	0	0	0	0	0	0	0	0
	3	0	0	0	0	0	0	0	0	0
	4	-	-	-	0	-	0	-	0	0
	5	-	-	-	0	-	0	-	0	0
	6	-	-	-	0	-	0	-	0	0
	7	-	-	-	0	-	0	-	0	0

Available 0:

- : Not available

Table 15-4 Available channels of TAU in each product of 78K0R/Fx3

Unit	Ohannal	78K0R/FB3		78K0	R/FC3	78K0R/FF3	78K0R/FE3	78K0R/FG
Unit	Channel	30 pins	32 pins	40 pins	48 pins	64 pins	80 pins	100 pins
TAU0	0	0	0	0	0	0	0	0
	1	0	0	0	0	0	0	0
	2	0	0	0	0	0	0	0
	3	0	0	0	0	0	0	0
	4	0	0	0	0	0	0	0
	5	0	0	0	0	0	0	0
	6	0	0	0	0	0	0	0
	7	0	0	0	0	0	0	0
TAU1	0	0	0	0	0	0	0	0
	1	0	0	0	0	0	0	0
	2	0	0	0	0	0	0	0
	3	0	0	0	0	0	0	0
	4	0	0	0	0	0	0	0
	5	-	-	0	0	0	0	0
	6	-	-	0	0	0	0	0
	7	-	-	0	0	0	0	0
TAU2	0	-	-	-	-	0	0	0
	1	-	-	-	-	0	0	0
	2	-	-	-	-	0	0	0
	3	-	-	-	-	0	0	0
	4	-	-	-	-	-	-	0
	5	-	-	-	-	-	-	0
	6	-	-	-	-	-	-	0
	7	_	-	-	-	-	-	0

Not available - :



The one-shot pulse output, the PWM output, and the multiple PWM output of the TAU in the RL78/F14 and the 78K0R/Fx3 are realized by using the combination of a master channel and a slave channel.

The possible combinations of a master channel and a slave channel are common between the RL78/F14 and the 78K0R/Fx3, depending on the number of the channels per unit of the TAU.

The number of the channels per unit of the TAU is any of 8 channels, 5 channels, or 4 channels. Each unit of TAU in the RL78/F14 and the 78K0R/Fx3 is categorized into one of the three as shown in Table 15-5.

The possible combinations of a master channel and a slave channel of the TAU are shown in Table 15-6, Table 15-7, and Table 15-8, broken down by the number of the channels per unit of the TAU; 8 channels, 5 channels, and 4 channels, respectively.

Table 15-5 Categorization of TAU by number of channels per unit of TAU in RL78/F14 and 78K0R/Fx3

Number of channels	Applicable units	
per unit	RL78/F14	78K0R/Fx3
8 channels	TAUO	TAU0
	TAU1 of 48-pin products with at least 128 Kbytes of code flash memory	TAU1 of 40-pin products (78K0R/FC3)
	TAU1 of 64-pin products with at least 128 Kbytes of code flash memory	TAU1 of 48-pin products (78K0R/FC3)
	TAU1 of 80-pin products with at least 128 Kbytes of code flash memory	TAU1 of 64-pin products (78K0R/FE3)
	TAU 1 of 100-pin products	TAU1 of 80-pin products (78K0R/FF3)
		TAU1 and TAU2 of 100-pin products (78K0R/FG3)
5 channels		TAU1 of 30-pin products (78K0R/FB3)
	-	TAU1 of 32-pin products (78K0R/FB3)
4 channels	TAU1 of 30-pin products	TAU2 of 64-pin products (78K0R/FE3)
	TAU1 of 32-pin products	TAU2 of 80-pin products (78K0R/FF3)
	TAU1 of 48-pin products with up to 96 Kbytes of code flash memory	
	TAU1 of 64-pin products with up to 96 Kbytes of code flash memory	
	TAU1 of 80-pin products with up to 96 Kbytes of code flash memory	



Table 15-6 Possible combinations of master channel and slave channel of TAU, common between RL78/F14 and 78K0R/Fx3 (8 channels per unit)

Channels set as master channels, Master channels are set by "TMRmn.MASTERmn = 1". (m: Unit number, n: Channel number)	Channels which can be set as slave channels
Channel 0	Channel 1 to 7
Channel 2	Channel 3 to 7
Channel 4	Channel 5 to 7
Channel 6	Channel 7
Channel 0 and 2	Operable in combination with Channel $0 \rightarrow$ Channel 1
	Operable in combination with Channel $2 \rightarrow$ Channel 3 to 7
Channel 0 and 4	Operable in combination with Channel $0 \rightarrow$ Channel 1 to 3
Channel 0 and 0	Operable in combination with Channel 4 \rightarrow Channel 5 to 7
Channel 0 and 6	Operable in combination with Channel $0 \rightarrow$ Channel 1 to 5
Channel 2 and 4	Operable in combination with Channel $6 \rightarrow$ Channel 7
Channel 2 and 4	Operable in combination with Channel $2 \rightarrow$ Channel 3
Channel 2 and 6	Operable in combination with Channel $4 \rightarrow$ Channel 5 to 7
Channel 2 and 6	Operable in combination with Channel $2 \rightarrow$ Channel 3 to 5
Channel 4 and 6	Operable in combination with Channel $6 \rightarrow$ Channel 7
Channel 4 and 6	Operable in combination with Channel 4 \rightarrow Channel 5 Operable in combination with Channel 6 \rightarrow Channel 7
Channel 0, 2, and 4	Operable in combination with Channel $0 \rightarrow$ Channel 1
Channel 0, 2, and 4	Operable in combination with Channel $2 \rightarrow$ Channel 3
	Operable in combination with Channel $2 \rightarrow$ Channel 5 to 7
Channel 0, 2, and 6	Operable in combination with Channel $0 \rightarrow$ Channel 1
	Operable in combination with Channel $2 \rightarrow$ Channel 3 to 5
	Operable in combination with Channel $2 \rightarrow$ Channel 3 to 3 Operable in combination with Channel 6 \rightarrow Channel 7
Channel 0, 4, and 6	Operable in combination with Channel $0 \rightarrow$ Channel 1 to 3
	Operable in combination with Channel 4 \rightarrow Channel 5
	Operable in combination with Channel $6 \rightarrow$ Channel 7
Channel 2, 4, and 6	Operable in combination with Channel $2 \rightarrow$ Channel 3
	Operable in combination with Channel $4 \rightarrow$ Channel 5
	Operable in combination with Channel $6 \rightarrow$ Channel 7
Channel 0, 2, 4, and 6	Operable in combination with Channel $0 \rightarrow 1$
	Operable in combination with Channel $2 \rightarrow 3$
	Operable in combination with Channel $4 \rightarrow 5$
	Operable in combination with Channel $6 \rightarrow 7$

Table 15-7 Possible combinations of master channel and slave channel of TAU in 78K0R/Fx3 (5 channels per unit)

Channels set as master channels, Master channels are set by "TMRmn.MASTERmn = 1". (m: Unit number, n: Channel number)	Channels which can be set as slave channels
Channel 0	Channel 1 to 4
Channel 2	Channel 3 to 4
Channel 0 and 2	Operable in combination with Channel $0 \rightarrow$ Channel 1
	Operable in combination with Channel $2 \rightarrow$ Channel 3 to 4

Table 15-8 Possible combinations of master channel and slave channel of TAU, common between RL78/F14 and 78K0R/Fx3 (4 channels per unit)

Channels set as master channels Master channels are set by "TMRmn.MASTERmn = 1". (m: Unit number, n: Channel number)	Channels which can be set as slave channels
Channel 0	Channel 1 to 3
Channel 2	Channel 3
Channel 0 and 2	Operable in combination with Channel $0 \rightarrow$ Channel 1
	Operable in combination with Channel 2 \rightarrow Channel 3



15.1.1 Porting code for interval timer of TAU

Figure 15-2 shows the comparison of the operation as the interval timer of the TAU between the RL78/F14 and the 78K0R/Fx3.





Figure 15-2 Comparison of operation as interval timer of TAU between RL78/F14 and 78K0R/Fx3



TOmn pin

15.1.2 Porting code for square wave output function of TAU

Figure 15-3 shows the comparison of the operation as the square wave output of the TAU between the RL78/F14 and the 78K0R/Fx3.



Output pinTOmn pinm:TAU Unit number (m = 0, 1, 2)

n: TAU Channel number (n = 0 to 7)

Caution The number of units and channels of TAU differs depending on the product. See **Table 15-3** for the RL78/F14 and **Table 15-4** for the 78K0R/Fx3.

Figure 15-3 Comparison of operation as square wave output of TAU between RL78/F14 and 78K0R/Fx3



15.1.3 Porting code for external event counter of TAU

Figure 15-4 shows the comparison of the operation as the external event counter of the TAU between the RL78/F14 and the 78K0R/Fx3.





Figure 15-4 Comparison of operation as external event counter of TAU between RL78/F14 and 78K0R/Fx3



15.1.4 Porting code for divider function of TAU

Figure 15-5 shows the comparison of the operation as a frequency divider of the TAU between the RL78/F14 and the 78K0R/Fx3.



Target items for setting	RL78/F14	78K0R/Fx3
Count value setting	TDRmn register (16 bits)	TDRmn register (16 bits)
Counter start	TSmn bit	TSm_n bit
Status of timer operation	TEmn bit	TEm_n bit
Interrupt request	INTTMmn	INTTMmn
External clock input pin	Tlmn pin	Tlmn pin

TOmn pin

m: TAU Unit number (m = 0, 1, 2)n: TAU Channel number (n = 0 to 7)

Output pin

Caution The number of units and channels of TAU differs depending on the product. See **Table 15-3** for the RL78/F14 and **Table 15-4** for the 78K0R/Fx3.

TOmn pin

Figure 15-5 Comparison of operation as frequency divider of TAU between RL78/F14 and 78K0R/Fx3



15.1.5 Porting code for input pulse interval measurement function of TAU

Figure 15-6 shows the comparison of the operation as the input pulse interval measurement of the TAU between the RL78/F14 and the 78K0R/Fx3.




Figure 15-6 Comparison of operation as input pulse interval measurement of TAU between RL78/F14 and 78K0R/Fx3



15.1.6 Porting code for input signal high-/low-level width measurement function

Figure 15-7 shows the comparison of the operation as the input signal high-/low-level width measurement of the TAU between the RL78/F14 and the 78K0R/Fx3.





Figure 15-7 Comparison of operation as input signal high-/low-level width measurement of TAU between RL78/F14 and 78K0R/Fx3



15.1.7 Porting code for one-shot pulse output function of TAU

The one-shot pulse output of the TAU in the RL78/F14 and the 78K0R/Fx3 is realized by using the combination of a master channel and a slave channel. For the possible combinations of a master channel and a slave channel, see **Table 15-6** to **Table 15-8**. Figure 15-8 shows the comparison of the operation as the one-shot pulse output function between the RL78/F14 and the 78K0R/Fx3.



m: TAU Unit number (m = 0, 1, 2)

Output pin

- n: Master channel number (n = 0, 2, 4, 6)
- p: Slave channel number (n)

Caution The number of units and channels of TAU differs depending on the product. See **Table 15-3** for the RL78/F14 and **Table 15-4** for the 78K0R/Fx3.

INTTMmp

TOmp pin

INTTMmp

TOmp pin

Figure 15-8 Comparison of operation as one-shot pulse output function between RL78/F14 and 78K0R/Fx3



15.1.8 Porting code for PWM function of TAU

The PWM output of the TAU in the RL78/F14 and the 78K0R/Fx3 is realized by using the combination of a master channel and a slave channel. For the possible combinations of a master channel and a slave channel, see **Table 15-6** to **Table 15-8**. Figure 15-9 shows the comparison of the operation as the PWM output between the RL78/F14 and the 78K0R/Fx3.




Figure 15-9 Comparison of operation as PWM output between RL78/F14 and 78K0R/Fx3



15.1.9 Porting code for multiple PWM output function

The multiple PWM output of the TAU in the RL78/F14 and the 78K0R/Fx3 is realized by using the combination of a master channel and a slave channel. For the possible combinations of a master channel and a slave channel, see **Table 15-6** to **Table 15-8**. Figure 15-10 shows the comparison of the operation as the multiple PWM output between the RL78/F14 and the 78K0R/Fx3.






Figure 15-10 Comparison of operation as multiple PWM output between RL78/F14 and 78K0R/Fx3



15.2 Porting code for functions of 16-bit wakeup timer over to that for Timer RJ

Figure 15-11 shows the relationship between each mode of the Timer RJ in the RL78/F14 and that of the 16-bit WUTM in the 78K0R/Fx3.




Figure 15-11 Relationship between each mode of Timer RJ in RL78/F14 and that of 16-bit WUTM in 78K0R/Fx3



Figure 15-12 shows the comparison of the operation as the timer mode of Timer RJ in the RL78/F14 and that as the interval timer mode of the 16-bit WUTM in the 78K0R/Fx3.




Figure 15-12 Comparison of 16-bit WUTM operation and Timer RJ operation

<Key Points on Porting>

· Count mode



15.3 Porting code for TAU functions over to that for Timer RD functions

Figure 15-13 shows the relationship between each mode of the Timer RD in the RL78/F14 and that of the TAU in the 78K0R/Fx3.

Depending on the choice of the RL78/F14 product, porting code for the TAU in the 78K0R/Fx3 over to that in the RL78/F14 might cause a shortage of TAU channels.

For example, the total number of TAU channels in the 78K0R/FG3 (100 pins) is 24 channels (8 channels \times 3); whereas that in the RL78/F14 (100 pins) is 16 channels (8 channels \times 2), i.e. smaller than that in the 78K0R/FG3 (100 pins) by 8 channels. In order to compensate for possible channel shortages, several examples using the Timer RD instead of the TAU are shown below. For the number of the channels of the TAU in each product of the RL78/F14 and the 78K0R/Fx3, see **Table 15-1** and **Table 15-2**.




Figure 15-13 Relationship between each mode of Timer RD in RL78/F14 and that of TAU in 78K0R/Fx3



· Count sources for TAU and Timer RD

The count source for the TAU in the 78K0R/Fx3 is the clock obtained by the frequency-division of f_{CLK} by 1 to 2^{15} . On the other hand, the count source for the Timer RD in the RL78/F14 is the clock determined by the following setting values.

- Clock source selected as CPU/peripheral hardware clock frequency (f_{CLK})
- Value of FRQSEL4 bit (frequency of high-speed on-chip oscillator (high-speed OCO))
- Value of TRD_CKSEL bit in CKSEL register (Timer RD clock selection)
- Value of the bits TCK2 to TCK0 in TRDCRi (Timer RD count source select)

Table 15-9 shows the available count sources for the Timer RD in the RL78/F14.

Table 15-9 Available count sources for Timer RD in RL78/F14 (1/3)

CPU operation clock source	Value of FRQSEL4 bit (Frequency of high-speed	Value of TRD_CKSEL	Value of bits TCK2 to TCK0 (Available count sources for Timer RD) (Note 1)
(f_{CLK}) High-speed OCO $f_{MP} = f_{IH}$ (CSS = 0)	OCO) 1: Either 64 MHz or 48 MHz	0: Either f _{CLK} or f _{MP} is selected	000B: f _{IH} 001B: Setting prohibited 010B: Setting prohibited 011B: Setting prohibited 100B: Setting prohibited
		1: f _{SL} is selected	101B: External signal input to the TRDCLK0 pin (Note 2) 000B: Setting prohibited 001B: Setting prohibited 010B: Setting prohibited 011B: Setting prohibited 011B: Setting prohibited
	0: Any of 32 MHz, 24 MHz, 16 MHz, 12 MHz, 8 MHz, 4 MHz, or 1 MHz	0: Either f _{CLK} or f _{MP} is selected	100B: Setting prohibited 101B: Setting prohibited 000B: f _{CLK} 0001B: f _{CLK} /2 010B: f _{CLK} /4 011B: f _{CLK} /8
		1: f _{SL} is selected	OTB. ICLK/O 100B: fcLK/32 101B: External signal input to the TRDCLK0 pin (Note 2) 000B: Setting prohibited 01B: Setting prohibited 010B: Setting prohibited 011B: Setting prohibited
			100B: Setting prohibited 101B: Setting prohibited

•: When this value is selected, the clock source of the Timer RD and that of the TAU (f_{CLK}) become the same.

Notes 1. Start the clock source used as the timer RD count source, before setting the TRD_CKSEL bit and the bits TCK2 to TCK0.

2. In the PWM3 mode, setting this value (the external signal input to the TRDCLK0 pin) is prohibited.



Table 15-9 Available count sources for Timer RD in RL78/F14 (2/3)

CPU operation	Value of FRQSEL4 bit	Value of	Value of bits TCK2 to TCK0
clock source (f _{CLK})	(Frequency of high-speed OCO)	TRD_CKSEL	(Available count sources for Timer RD) (Note 1)
Low-speed	1: Either 64 MHz or 48	0: Either f _{CLK} or	000B: Setting prohibited
000	MHz	f _{MP} is selected	001B: Setting prohibited
$f_{SL} = f_{IL}$ (CSS = 1)			010B: Setting prohibited
(000 - 1)			011B: Setting prohibited
			100B: Setting prohibited
			101B: External signal input to the TRDCLK0 pin (Note 2)
		1: f _{SL} is selected	о 000В: f _{IH}
			001B: Setting prohibited
			010B: Setting prohibited
			011B: Setting prohibited
			100B: Setting prohibited
			101B: External signal input to the TRDCLK0 pin (Note 2)
	0: Any of 32 MHz,	0: Either f _{CLK} or	• 000B: f _{CLK}
	24 MHz, 16 MHz,	f _{MP} is selected	• 001B: f _{CLK} /2
	12 MHz, 8 MHz, 4 MHz, or 1 MHz		• 010B: f _{CLK} /4
			• 011B: f _{CLK} /8
			• 100B: f _{CLK} /32
			101B: External signal input to the TRDCLK0 pin (Note 2)
		1: f _{SL} is selected	• 000B: f _{IL}
			001B: Setting prohibited
			010B: Setting prohibited
			011B: Setting prohibited
			100B: Setting prohibited
			101B: External signal input to the TRDCLK0 pin (Note 2)
X1 clock	1: Either 64 MHz or 48	0: Either f _{CLK} or	000B: Setting prohibited
$f_{MP} = f_{MX}$	MHz	f _{MP} is selected	001B: Setting prohibited
(CSS = 0)			010B: Setting prohibited
			011B: Setting prohibited
			100B: Setting prohibited
			101B: External signal input to the TRDCLK0 pin (Note 2)
		1: f _{SL} is selected	000B: Setting prohibited
			001B: Setting prohibited
			010B: Setting prohibited
			011B: Setting prohibited
			100B: Setting prohibited
			101B: Setting prohibited
	0: Any of 32 MHz,	0: Either f _{CLK} or	о 000В: f _{CLK}
	24 MHz, 16 MHz,	f _{MP} is selected	○ 001B: f _{CLK} /2
	12 MHz, 8 MHz, 4 MHz, or 1 MHz		• 010B: f _{CLK} /4
			• 011B: f _{CLK} /8
			○ 100B: f _{CLK} /32
			101B: External signal input to the TRDCLK0 pin (Note 2)
		1: f _{SL} is selected	000B: Setting prohibited
			001B: Setting prohibited
			001B: Setting prohibited
			001B: Setting prohibited 010B: Setting prohibited

•: When this value is selected, the clock source of the Timer RD and that of the TAU (f_{CLK}) become the same.

Notes 1. Start the clock source used as the timer RD count source, before setting the TRD_CKSEL bit and the bits TCK2 to TCK0.

2. In the PWM3 mode, setting this value (the external signal input to the TRDCLK0 pin) is prohibited.

Table 15-9 Available count sources for Timer RD in RL78/F14 (3/3)

CPU operation	Value of FRQSEL4 bit	Value of	Value of bits TCK2 to TCK0
clock source (f _{CLK})	(Frequency of high-speed OCO)	TRD_CKSEL	(Available count sources for Timer RD) (Note 1)
PLL clock	1: Either 64 MHz or 48	0: Either f _{CLK} or	 000B: f_{PLL} ≤ 32MHz
$f_{MP} = f_{PLL}$	MHz	f _{MP} is selected	001B: Setting prohibited
(CSS = 0)			010B: Setting prohibited
			011B: Setting prohibited
			100B: Setting prohibited
			101B: External signal input to the TRDCLK0 pin (Note 2)
		1: f _{SL} is selected	000B: Setting prohibited
			001B: Setting prohibited
			010B: Setting prohibited
			011B: Setting prohibited
			100B: Setting prohibited
			101B: External signal input to the TRDCLK0 pin (Note 2)
	0: Any of 32 MHz,	0: Either f _{CLK} or	о 000В: f _{CLK}
	24 MHz, 16 MHz,	f _{MP} is selected	○ 001B: f _{CLK} /2
	12 MHz, 8 MHz, 4 MHz, or 1 MHz		о 010В: f _{CLK} /4
			о 011В: f _{CLK} /8
			○ 100B: f _{CLK} /32
			101B: External signal input to the TRDCLK0 pin (Note 2)
		1: f _{SL} is selected	000B: Setting prohibited
			001B: Setting prohibited
			010B: Setting prohibited
			011B: Setting prohibited
			100B: Setting prohibited
			101B: Setting prohibited
XT1 clock	1: Either 64 MHz or 48	0: Either f _{CLK} or	000B: Setting prohibited
$f_{SL} (= f_{SUB})$	MHz	f _{MP} is selected	001B: Setting prohibited
(CSS = 1)			010B: Setting prohibited
			011B: Setting prohibited
			100B: Setting prohibited
			101B: External signal input to the TRDCLK0 pin (Note 2)
		1: f _{SL} is selected	о 000В: f _{SUB}
			001B: Setting prohibited
			010B: Setting prohibited
			011B: Setting prohibited
			100B: Setting prohibited
			101B: External signal input to the TRDCLK0 pin (Note 2)
	0: Any of 32 MHz,	0: Either f _{CLK} or	о 000В: f _{CLK}
	24 MHz, 16 MHz,	f _{MP} is selected	○ 001B: f _{CLK} /2
	12 MHz, 8 MHz, 4 MHz, or 1 MHz		○ 010B: f _{CLK} /4
			о 011В: f _{CLK} /8
			о 100В: f _{CLK} /32
			101B: External signal input to the TRDCLK0 pin (Note 2)
		1: f _{SL} is selected	○ 000B: f _{SUB}
			001B: Setting prohibited
			010B: Setting prohibited
			011B: Setting prohibited
			100B: Setting prohibited
	1	1	101B: External signal input to the TRDCLK0 pin (Note 2)

•: When this value is selected, the clock source of the Timer RD and that of the TAU (f_{CLK}) become the same.

Notes 1. Start the clock source used as the timer RD count source, before setting the TRD_CKSEL bit and the bits TCK2 to TCK0.

2. In the PWM3 mode, setting this value (the external signal input to the TRDCLK0 pin) is prohibited.

15.3.1 Porting code for TAU (interval timer) over to that for Timer RD (timer mode)

Figure 15-14 shows the comparison of the operation as the timer mode (the output compare function) in the RL78/F14 and that as the interval timer in the 78K0R/Fx3.




Figure 15-14 Comparison of operation between timer mode in RL78/F14 and interval timer in 78K0R/Fx3

<Key Points on Porting>

·Count mode



15.3.2 Porting code for TAU (square wave output function) over to that for Timer RD (timer mode)

Figure 15-15 shows the comparison of the operation as the timer mode (the output compare function) in the RL78/F14 and that as the square wave output in the 78K0R/Fx3.




Figure 15-15 Comparison of operation between timer mode in RL78/F14 and square wave output in 78K0R/Fx3


<Key Points on Porting>

·Count mode



15.3.3 Porting code for TAU (external event counter) over to that for Timer RD (input capture function)

Figure 15-16 shows the comparison of the operation as the timer mode (the input capture function) in the RL78/F14 and that as the external event counter in the 78K0R/Fx3.



Example of operation as timer mode (Input capture function) of Timer RD in RL78/F14

Example of operation as external event counter of TAU in 78K0R/Fx3

Target items for setting	RL78/F14	78K0R/Fx3
Count value setting	TRDGRAi register (16 bits)	TDRmn register (16 bits)
Counter start	TSTARTi bit	TSm_n bit
Status of timer operation	-	TEm_n bit
Interrupt request	IMFA bit	INTTMmn
External clock input pin	TRDCLK0 pin	Tlmn pin

Note Set to "0" by a program.

Figure 15-16 Comparison of operation between timer mode in RL78/F14 and external event counter in 78K0R/Fx3


<Key Points on Porting>

·Count mode



15.3.4 Porting code for TAU (divider function) over to that for Timer RD (output compare function)

Figure 15-17 shows the comparison of the operation as the timer mode (the output compare function) in the RL78/F14 and that as the divider function in the 78K0R/Fx3.



Operation as timer mode(output compare mode) of Timer RD in RL78/F14

Operation as divider function of TAU in 78K0R/Fx3

Target items for setting	RL78/F14	78K0R/Fx3
Count value setting	TRDGRBi register (16 bits)	TDRmn register (16 bits)
Counter start	TSTARTi bit	TSm_n bit
Status of timer operation	-	TEm_n bit
Interrupt request	IMFB bit	INTTMmn
External clock input pin	TRDCLK0 pin	Tlmn pin
Output pin	TRDIOBi pin	TOmn pin

Note Set to "0" by a program.

<Key Points on Porting>


·Count mode



Figure 15-17 Comparison of operation between timer mode in RL78/F14 and divider function in 78K0R/Fx3

15.3.5 Porting code for TAU (input pulse interval measurement function) over to that for Timer RD (input capture function)

Figure 15-18 shows the comparison of the operation as the timer mode (the input capture function) in the RL78/F14 and that as the input pulse interval measurement in the 78K0R/Fx3.




Note Set to "0" by a program.

Figure 15-18 Comparison of operation between timer mode in RL78/F14 and input pulse interval measurement in 78K0R/Fx3



15.3.6 Porting code for TAU (input signal high-/low-level width measurement function) over to that for Timer RD (input capture function)

Figure 15-19 shows the comparison of the operation as the timer mode (the input capture function) in the RL78/F14 and that as the input signal high-/low-level width measurement in the 78K0R/Fx3.




Note Set to "0" by a program.

Figure 15-19 Comparison of operation between timer mode in RL78/F14 and input signal high-/low-level width measurement in 78K0R/Fx3



15.3.7 Porting code for TAU (PWM output) over to that for Timer RD (PWM function)

Figure 15-20 shows the comparison of the operation as the timer mode (the PWM function) in the RL78/F14 and that as the PWM function in the 78K0R/Fx3.



- (The initial output level is low in this figure)
- 3. Active level is low.
- 4. Inactive level is high.

Figure 15-20 Comparison of operation between timer mode (PWM function) in RL78/F14 and PWM function in 78K0R/Fx3



<Key Points on Porting>

·Count mode



15.3.8 Porting code for TAU (multiple PWM output) over to that for Timer RD (PWM function)

Figure 15-21 shows the comparison of the operation as the timer mode (the PWM function) and that as the multiple PWM output function in the 78K0R/Fx3.




Figure 15-21 Comparison of operation between timer mode (PWM function) in RL78/F14 and multiple PWM output function in 78K0R/Fx3



<Key Points on Porting>

·Count mode



16. Serial interface

The relationship between each communication mode of the serial interface in the RL78/F14 and that in the 78K0R/Fx3 is shown in Figure 16-1 to Figure 16-7, broken down by the number of pins for each product.

16.1 100-pin products

RL78/F14 (100 pins)	78K0R/FG3 (100 pins)
Serial array unit (SAU)	Serial array unit (SAU)
3-wire serial (CSI)	3-wire serial (CSI)
UART	
Simplified I ² C	Simplified I ² C
Serial interface IICA (IICA)	
RLIN3	LIN-UART
RS-CAN lite	CAN
	← ((CAN))
PI 79/F14 (100 pipe)	
RL78/F14 (100 pins) SAU: 2 units	2 channels × 2 units (Supporting SPI function) 1 channel × 2 units (UART0: Supporting Lin-bus) d I ² C 2 channels × 2 units
SAU: 2 units	1 channel × 2 units (UART0: Supporting Lin-bus)
SAU: 2 units CSI UART Simplified IICA: 1 unit — I ² C	1 channel × 2 units (UART0: Supporting Lin-bus) d I ² C 2 channels × 2 units
SAU: 2 units CSI UART Simplified IICA: 1 unit — I ² C	1 channel × 2 units (UART0: Supporting Lin-bus) d I ² C 2 channels × 2 units 1 channel
SAU: 2 units CSI UART Simplified IICA: 1 unit — I ² C RLIN3: — LIN	1 channel × 2 units (UART0: Supporting Lin-bus) d I ² C 2 channels × 2 units 1 channel 2 channels
SAU: 2 units CSI UART Simplified IICA: 1 unit — I ² C RLIN3: — LIN RS-CAN lite: — CAN 78K0R/FG3 (100 pins)	1 channel × 2 units (UART0: Supporting Lin-bus) d I ² C 2 channels 1 channel 2 channels 1 channel
SAU: 2 units CSI UART Simplified IICA: 1 unit I ² C RLIN3: LIN RS-CAN lite: CAN 78K0R/FG3 (100 pins) SAU: 3 units CSI UART	1 channel × 2 units (UART0: Supporting Lin-bus) d I ² C 2 channels 1 channel 2 channels 1 channel
SAU: 2 units CSI UART Simplified IICA: 1 unit I ² C RLIN3: LIN RS-CAN lite: CAN 78K0R/FG3 (100 pins) SAU: 3 units CSI UART	1 channel × 2 units (UART0: Supporting Lin-bus) d I ² C 2 channels × 2 units 1 channel 2 channels 1 channel 2 channels × 1 unit (Supporting SPI) 2 channels × 1 unit (CSI10, CSI11: Not supporting SPI function) 1 channel × 1 unit

Figure 16-1 Relationship between each communication mode of serial interface in RL78/F14 (100 pins) and that in 78K0R/FG3



٦

16.2 80-pin products

Γ

RL78/F14 (80 pins)	78K0R/FF3 (80 pins)
Serial array unit (SAU)	Serial array unit (SAU)
3-wire serial (CSI)	3-wire serial (CSI)
UART	UART
Simplified I ² C	Simplified I ² C
Serial interface IICA (IICA)	
(I ² C	
RLIN3	LIN-UART
LIN	
RS-CAN lite	CAN
CAN	CAN (Note)
RL78/F14 (80 pins)	
SAU: 2 unitsCSI 	2 channels × 2 units (Supporting SPI function) 1 channel × 2 units (UART0: Supporting Lin-bus) ² C 2 channels × 2 units
IICA: 1 unit — I ² C	1 channel
RLIN3: —— LIN	Products with at least 128 Kbytes of code flash memory: 2 channels Products with up to 96 Kbytes of code flash memory: 1 channel
RS-CAN lite: —— CAN	1 channel
78K0R/FF3 (80 pins)	
L UART	2 channels × 1 unit (Supporting SPI) 1 channel × 1 unit (CSI10: Not supporting SPI function) 1 channel × 1 unit C 1 channel × 2 units
LIN-UART: —— LIN	2 channels
CAN: —— CAN	1 channel (Note)
Note This communication function is not	provided for μPD78F1823-78F1825 products.

Figure 16-2 Relationship between each communication mode of serial interface in RL78/F14 (80 pins) and that in 78K0R/FF3



1

16.3 64-pin products

RL78/F14 (64 pins)	78K0R/FE3 (64 pins)
Serial array unit (SAU)	Serial array unit (SAU)
3-wire serial (CSI)	3-wire serial (CSI)
UART	UART (Note)
Simplified I ² C	Simplified I ² C
Serial interface IICA (IICA)	
([I ² C	
RLIN3	LIN-UART
RS-CAN lite	CAN
	CAN (Note)
IICA: 1 unit —— I ² C RLIN3: —— LIN RS-CAN lite: —— CAN 78K0R/FE3 (64 pins)	2 channels × 2 units (Supporting SPI function) 1 channel × 2 units (UART0: Supporting Lin-bus) 2 channels × 2 units 1 channel Products with at least 128 Kbytes of code flash memory: 2 channels Products with up to 96 Kbytes of code flash memory: 1 channel 1 channel
[μPD78F1821, μPD78F1822, μPD78F SAU: 3 units — CSI UART Simplified I ² C	2 channels × 1 unit (Supporting SPI) 1 channel × 1 unit (CSI10: Not supporting SPI function)
LIN-UART: —— LIN	2 channels
CAN: —— CAN	1 channel
[µPD78F1818 to 78F1820] SAU: 2 units CSI Simplified I ² C	2 channels × 1 unit (Supporting SPI) 1 channel × 1 unit (CSI10: Not supporting SPI function) 1 channel × 1 unit
LIN-UART: —— LIN	2 channels
	rovided for µPD78F1818-78F1820 products.
Figure 16-3 Relationship between each c	ommunication mode of serial interface in RL78/F14 (64 pins)

and that in 78K0R/FE3



٦

16.4 48-pin products

Γ

Serial array unit (S	AU)		Serial array unit (SAU)
3-wire serial (CS	SI)	•	3-wire serial (CSI)
UART			
Simplified I ² C		</td <td>Simplified I²C</td>	Simplified I ² C
Serial interface IICA	A (IICA)		
(I ² C			
RLIN3		ン	LIN-UART
	1		
		9	
RS-CAN lite			CAN
CAN		\rightarrow \mid	CAN (Note)
RL78/F14 (48 pins)	rs on a black backgrou		inapplicable functions for porting.
	rs on a black backgrou 	2 channels × 1 channel ×	2 units (Supporting SPI function) 2 units (UART0: Supporting Lin-bus)
RL78/F14 (48 pins)		2 channels × 1 channel ×	2 units (Supporting SPI function) 2 units (UART0: Supporting Lin-bus)
RL78/F14 (48 pins) SAU: 2 units		2 channels × 1 channel × 2 channels × 1 channel Products with	 2 units (Supporting SPI function) 2 units (UART0: Supporting Lin-bus) 2 units h at least 128 Kbytes of code flash memory: 2 channels
RL78/F14 (48 pins) SAU: 2 units IICA: 1 unit	CSI UART Simplified I ² C	2 channels × 1 channel × 2 channels × 1 channel Products with	 2 units (Supporting SPI function) 2 units (UART0: Supporting Lin-bus) 2 units
RL78/F14 (48 pins) SAU: 2 units IICA: 1 unit RLIN3:	CSI UART Simplified I ² C I ² C LIN CAN	2 channels × 1 channel × 2 channels × 1 channel Products with Products with	 2 units (Supporting SPI function) 2 units (UART0: Supporting Lin-bus) 2 units h at least 128 Kbytes of code flash memory: 2 channels
RL78/F14 (48 pins) SAU: 2 units IICA: 1 unit RLIN3: RS-CAN lite:	CSI UART Simplified I ² C I ² C LIN CAN	2 channels × 1 channel × 2 channels × 1 channel Products with 1 channel 1 channel × 1 channel × 1 channel ×	 2 units (Supporting SPI function) 2 units (UART0: Supporting Lin-bus) 2 units h at least 128 Kbytes of code flash memory: 2 channels h up to 96 Kbytes of code flash memory: 1 channel 1 unit (Supporting SPI) 1 unit (CSI10: Not supporting SPI function)
RL78/F14 (48 pins) SAU: 2 units IICA: 1 unit RLIN3: RS-CAN lite: 78K0R/FC3 (48 pins)	CSI UART Simplified I ² C — I ² C — LIN — CAN	2 channels × 1 channel × 2 channels × 1 channel Products with 1 channel 1 channel × 1 channel × 1 channel ×	 2 units (Supporting SPI function) 2 units (UART0: Supporting Lin-bus) 2 units h at least 128 Kbytes of code flash memory: 2 channels h up to 96 Kbytes of code flash memory: 1 channel 1 unit (Supporting SPI) 1 unit (CSI10: Not supporting SPI function)

Figure 16-4 Relationship between each communication mode of serial interface in RL78/F14 (48 pins) and that in 78K0R/FC3 (48 pins)



٦

16.5 40-pin products

Γ

RL78/F14 (48 pins)	78K0R/FC3 (40 pins)
Serial array unit (SAU)	Serial array unit (SAU)
3-wire serial (CSI)	3-wire serial (CSI)
UART	
Simplified I ² C	Simplified I ² C
Serial interface IICA (IICA)	
([l²C	
RLIN3	LIN-UART
RS-CAN lite	
CAN	
The outline characters on a black backgrou	indicate inapplicable functions for porting.
RL78/F14 (48 pins)	
	2 channels × 2 units (Supporting SPI function) 1 channel × 2 units (UART0: Supporting Lin-bus) 2 channels × 2 units
IICA: 1 unit $$ I ² C	1 channel
	Products with at least 128 Kbytes of code flash memory: 2 channels Products with up to 96 Kbytes of code flash memory: 1 channel
	1 channel
78K0R/FC3 (40 pins)	
	1 channel × 1 unit (Supporting SPI) 1 channel × 1 unit (CSI10: Not supporting SPI function) 1 channel × 1 unit
LIN-UART: —— LIN 2	2 channels

Figure 16-5 Relationship between each communication mode of serial interface in RL78/F14 (48 pins) and that in 78K0R/FC3 (40 pins)



16.6 32-pin products

/			78	KOR/FB3 (32 pin	s)	
Serial array unit (S	AU)			Serial array unit (SAU)	
3-wire serial (CS	31)			3-wire serial	(CSI)	
UART						
UART						
Simplified I ² C		┥		Simplified I ² C	;	
Serial interface IICA	A (IICA)					
(I ² C						
RLIN3				LIN-UART		
		◄)				
RS-CAN lite						
CAN						
)
	rs on a black backgrou			le functions for po	orting	
	rs on a black backgrou	und indicat	te inapplicab	le functions for po	orting.	
	rs on a black backgro	und indicat	te inapplicab	le functions for po	orting.)
The outline character		2 channels	s × 1 unit + 1	channel × 1 unit	(Supporting SP	I function)
The outline character RL78/F14 (32 pins)		2 channels 1 channel	s × 1 unit + 1 × 2 units (U	channel × 1 unit IART0: Supportin	(Supporting SP g Lin-bus)	I function)
The outline character RL78/F14 (32 pins) SAU: 2 units	CSI UART Simplified I ² 0	2 channels 1 channel C 2 channels	s × 1 unit + 1 × 2 units (U	channel × 1 unit	(Supporting SP g Lin-bus)	I function)
The outline character RL78/F14 (32 pins) SAU: 2 units IICA: 1 unit	CSI UART Simplified I ² C	2 channels 1 channel C 2 channels 1 channel	s × 1 unit + 1 × 2 units (U	channel × 1 unit IART0: Supportin	(Supporting SP g Lin-bus)	I function)
The outline character RL78/F14 (32 pins) SAU: 2 units	CSI UART Simplified I ² C UIN	2 channels 1 channel C 2 channels 1 channel 1 channel	s × 1 unit + 1 × 2 units (U	channel × 1 unit IART0: Supportin	(Supporting SP g Lin-bus)	I function)
The outline character RL78/F14 (32 pins) SAU: 2 units IICA: 1 unit RLIN3:	CSI UART Simplified I ² C	2 channels 1 channel C 2 channels 1 channel	s × 1 unit + 1 × 2 units (U	channel × 1 unit IART0: Supportin	(Supporting SP g Lin-bus)	I function)
The outline character RL78/F14 (32 pins) SAU: 2 units IICA: 1 unit RLIN3: RS-CAN lite:	CSI UART Simplified I ² C LIN CAN	2 channels 1 channel C 2 channels 1 channel 1 channel	s × 1 unit + 1 × 2 units (U	channel × 1 unit IART0: Supportin	(Supporting SP g Lin-bus)	I function)
The outline character RL78/F14 (32 pins) SAU: 2 units IICA: 1 unit RLIN3: RS-CAN lite: 78K0R/FB3 (32 pins)	CSI UART Simplified I ² C LIN CAN	2 channels 1 channel 2 channels 1 channel 1 channel 1 channel	s × 1 unit + 1 × 2 units (U s × 1 unit + 1	channel × 1 unit IART0: Supportin channel × 1 unit	(Supporting SP g Lin-bus)	I function)
The outline character RL78/F14 (32 pins) SAU: 2 units IICA: 1 unit RLIN3: RS-CAN lite: 78K0R/FB3 (32 pins)	CSI UART Simplified I ² C — I ² C — LIN — CAN	2 channels 1 channel 2 channels 1 channel 1 channel 1 channel 1 channel 1 channel 1 channel	s × 1 unit + 1 × 2 units (U s × 1 unit + 1 × 1 unit (Su × 1 unit (Cs	channel × 1 unit IART0: Supportin	(Supporting SP g Lin-bus)	
The outline character RL78/F14 (32 pins) SAU: 2 units IICA: 1 unit RLIN3: RS-CAN lite: 78K0R/FB3 (32 pins)	CSI UART Simplified I ² C LIN CAN	2 channels 1 channel 2 channels 1 channel 1 channel 1 channel 1 channel 1 channel 1 channel	s × 1 unit + 1 × 2 units (U s × 1 unit + 1 × 1 unit (Su × 1 unit (Cs × 1 unit	channel × 1 unit IART0: Supportin channel × 1 unit	(Supporting SP g Lin-bus)	

Figure 16-6 Relationship between each communication mode of serial interface in RL78/F14 (32 pins) and that in 78K0R/FB3 (32 pins)



16.7 30-pin products




Figure 16-7 Relationship between each communication mode of serial interface in RL78/F14 (30 pins) and that in 78K0R/FB3 (30 pins)



17. A/D converter

Figure 17-1 shows the relationship between each mode of the A/D converter in the RL78/F14 and that in the 78K0R/Fx3. Also, Table 17-1 and Table 17-2 show the number of the channels and the provided analog input pins of the A/D converter in each product of the RL78/F14 and the 78K0R/Fx3, respectively.

Available channel configuration in the scan mode differs between the RL78/F14 and the 78K0R/Fx3. For this reason, we recommend that you use the select mode in the RL78/F14 when porting the code for the continuous scan mode or the one-shot scan mode in the 78K0R/Fx3.




Figure 17-1 Relationship between each mode of A/D converter in RL78/F14 and that in 78K0R/Fx3



Table 17-1 Number of analog input channels and analog input pins of A/D converter in RL78/F14

		30 pins	30 pins 32 pins		48 pins		64 pins		pins	100 pins
				Code flash memory		Code flash memory		Code flash memory		
				Up to	At least	Up to	At least	Up to	At least	
				96 Kbytes	128 Kbytes	96 Kbytes	128 Kbytes	96 Kbytes	128 Kbytes	
Nu	mber of channels	12	10	15	18	19	20	20	25	31
	ANI0 (Note 1)	•	•	•	•	•	•	•	•	•
ed	ANI1 (Note 2)	•	•	•	•	•	•	•	•	•
provided)	ANI2 (Note 3)	•	•	•	•	•	•	•	•	•
oro	ANI3	•	•	•	•	•	•	•	•	•
Not	ANI4	•	•	•	•	•	•	•	•	•
Ž	ANI5	•	•	•	•	•	•	•	•	•
	ANI6	•	•	•	•	•	•	•	•	•
Provided,	ANI7	•	•	•	•	•	•	•	•	•
ž	ANI8	•	-	•	•	•	•	•	•	•
Ę	ANI9	•	-	•	•	•	•	•	•	•
٩	ANI10	-	-	•	•	•	•	•	•	•
s)	ANI11	-	-	•	•	•	•	•	•	•
pins	ANI12	-	-	•	•	•	•	•	•	•
Ĕ	ANI13	-	-	-	-	•	•	•	•	•
input	ANI14	-	-	-	-	•	•	•	•	•
Analog i	ANI15	-	-	-	-	•	•	•	•	•
ac	ANI16	-	-	-	-	-	•	-	•	•
Ł	ANI17	-	-	-	-	-	-	-	•	•
	ANI18	-	-	-	-	-	-	-	-	•
	ANI19	-	-	-	-	-	-	-	-	•
	ANI20	-	-	-	-	-	-	-	-	٠
	ANI21	-	-	-	-	-	-	-	-	•
	ANI22	-	-	-	-	-	-	-	-	•
	ANI23	-	-	-	-	-	-	-	-	•
	ANI24	•	•	•	•	•	•	•	•	•
	ANI25	•	•	•	•	•	•	•	•	•
	ANI26	-	-	-	•	•	•	•	•	•
	ANI27	-	-	-	•	-	-	•	•	•
	ANI28	-	-	-	•	-	-	-	•	٠
	ANI29	-	-	-	-	-	-	-	•	٠
	ANI30	-	-	-	-	-	-	-	•	•

Notes 1. The ANI0 pin shares the pin with AV_{REFP} pin. Confirm that it would not lead to problems when you examine the specifications of your products or systems.

- 2. The ANI1 pin shares the pin with AV_{REFM} pin. Confirm that it would not lead to problems when you examine the specifications of your products or systems.
- 3. The ANI2 pin shares the pin with ANO0 pin. Confirm that it would not lead to problems when you examine the specifications of your products or systems.

		78K0R/FB3		78K0R/FC3		78K0R/FE3	78K0R/FF3	78K0R/FG3
		30 pins	32 pins	40 pins	48 pins	64 pins	80 pins	100 pins
Nu	mber of channels	8	6	8	11	15	16	24
	ANIO	•	•	•	•	•	•	•
provided)	ANI1	•	•	•	•	•	•	•
vid	ANI2	•	•	•	•	•	•	•
oro	ANI3	•	•	•	•	•	•	•
Not	ANI4	•	•	•	•	•	•	•
	ANI5	•	•	•	•	•	•	•
·: 	ANI6	•	-	•	•	•	•	•
Provided,	ANI7	•	-	•	•	•	•	•
Š	ANI8	-	-	-	•	•	•	•
Pro	ANI9	-	-	-	•	•	•	•
÷	ANI10	-	-	-	•	•	•	•
s (ANI11	-	-	-	-	•	•	•
pins	ANI12	-	-	-	-	•	•	•
input	ANI13	-	-	-	-	•	•	•
inp	ANI14	-	-	-	-	•	•	•
Analog	ANI15	-	-	-	-	-	•	•
ald	ANI16	-	-	-	-	-	-	•
A	ANI17	-	-	-	-	-	-	•
	ANI18	-	-	-	-	-	-	•
	ANI19	-	-	-	-	-	-	•
1	ANI20	-	-	-	-	-	-	•
	ANI21	-	-	-	-	-	-	•
	ANI22	-	-	-	-	-	-	•
	ANI23	-	-	-	-	-	-	•

Table 17-2 Number of analog input channels and analog input pins of A/D converter in 78K0R/Fx3



<Key Points on Porting>

·Analog reference voltage and number of analog input pins

The reference voltage input pin in the 78K0R/Fx3 is the AV_{REF} pin, which is dedicated to the analog reference voltage input. On the other hand, in the RL78/F14, two pins are necessary for the analog reference voltage input, namely the AV_{REFP} pin (a reference voltage (+ side) input pin) and the AV_{REFM} pin (a reference voltage (- side) input pin). These two pins are also used as analog input pins, namely ANI0 and ANI1, respectively. In order to realize the A/D conversion accuracy with an acceptable error range of ± 3 LSB in the RL78/F14, the reference voltage should be applied to the AV_{REFM} pin and the AV_{REFP} pin. In this case, ANI0 and ANI1 are not available, which means that the number of analog input pins with an acceptable error range of ± 3 LSB decreases by 2. In the case of porting from the 78K0R/Fx3, the available number of the analog input pins is sufficient; however, the range of those pins differs so confirm that the difference would not lead to problems.

·D/A converter and number of analog input pins

In the RL78/F14, the pin which the D/A converter uses as the analog output pin (ANO0) is also used as the analog input pin (ANI2). The analog output performed by the D/A converter decreases the number of analog input pins with an acceptable error range of ± 3 LSB by 1. Confirm that using the D/A converter would not lead to problems such as a shortage of analog input pins.

·A/D conversion accuracy

The analog pins in the RL78/F14 are classified as V_{DD} system analog pins and EV_{DD} system analog pins as shown in Table 17-3. Since the EV_{DD} system analog pins have lower accuracy than the V_{DD} system analog pins, the V_{DD} system analog pins should be used for highly accurate conversion.

Table 17-4 shows the comparison of the A/D conversion accuracy between the RL78/F14 and the 78K0R/Fx3.

Since the products with up to 48 pins are not equipped with EV_{DD0} pin or EV_{DD1} pin, these products use V_{DD} as power supply for the EV_{DD} system analog pins. However the A/D conversion accuracy of the EV_{DD} system analog pins remains ± 4.5 LSB (MAX.: $4.0V \le V_{DD} \le 5.5V$) as shown in the user's manual.

			48 pins Code flash memory		64 pins Code flash memory		80 pins Code flash memory		100 pins
Analog	30 pins	32 pins							
input pins	30 pins	52 pins	Up to 96 Kbytes	At least 128 Kbytes	Up to 96 Kbytes	At least 128 Kbytes	Up to 96 Kbytes	At least 128 Kbytes	100 pins
V _{DD} system analog input pins	ANIO-ANI9	ANIO-ANI7	ANIO-ANI12	ANIO-ANI12	ANIO-ANI15	ANIO-ANI16	ANIO-ANI15	ANIO-ANI17	ANIO-ANI23
EV _{DD} system analog input pins	ANI24, ANI25	ANI24, ANI25	ANI24, ANI25	ANI24-ANI28	ANI24-ANI26	ANI24-ANI26	ANI24-ANI27	ANI24-ANI30	ANI24-ANI30

Table 17-3 V_{DD} system analog pins and EV_{DD} system analog pins in RL78/F14

Table 17-4 Comparison of A/D conversion accuracy between RL78/F14 and 78K0R/Fx3

	Reference voltage	A/D conversion accuracy			
	Reference voltage	V _{DD} system analog pins (Note 1)	EV _{DD} system analog pins (Note 1)		
RL78/F14	$AV_{REF}(+) = AV_{REFP}/ANIO$ $AV_{REF}(-) = AV_{REFM}/ANI1$	±3.0 LSB (Note 2)	±4.5 LSB		
	$AV_{REF}(+) = V_{DD}$ $AV_{REF}(-) = V_{SS}$	±5.0 LSB	±6.5 LSB		
78K0R/Fx3	AV _{REF} , AV _{SS}	±3.0 LSB	-		

Notes 1. For the V_{DD} system analog input pins and the EV_{DD} system analog input pins provided for each product of the RL78/F14, see **Table 17-3**.

2. The two pins used as the ANI0 and the ANI1 pin are also used as the AV_{REFP} pin and the AV_{REFM} pin, respectively. Under this condition, the ANI0 pin and the ANI1 pin are not available because these two pins are used as the A/D converter reference voltage input pins of the AV_{REFP} pin and the AV_{REFP} pin.



•Porting code for continuous scan mode in 78K0R/Fx3 over to that for select mode in RL78/F14

As shown in Table 17-5, the specified range of the ANI pins to be A/D converted in the scan mode differs between the RL78/F14 and the 78K0R/Fx3. Therefore we recommend that you determine the assignment of the analog input pins first when doing overall system pin assignment.

When porting code which uses the scan mode in the 78K0R/Fx3 over to that in the RL78/F14 is done, the A/D conversion time will increase when the range of ANI pins to be converted is not a multiple of 4. This is due to having to perform A/D conversion on the inputs of the unnessesary channels as well.

If such A/D conversion time leads to problems, examine a way of porting the code using the scan mode in the 78K0R/Fx3 over to that using the select mode in the RL78/F14.




Table 17-5 Comparison of analog input channel specification registers between RL78/F14 and 78K0R/Fx3

•: The analog input pins specified as the scan targets in the scan mode.

-: The setting conditions which are not supported by the target products on this application note.

Notes 1. The ANIO pin shares the pin with AV_{REFP} pin. Confirm that it would not lead to problems when you examine the specifications of your products or systems.

- 2. The ANI1 pin shares the pin with AV_{REFM} pin. Confirm that it would not lead to problems when you examine the specifications of your products or systems.
- 3. The ANI2 pin shares the pin with ANO0 pin. Confirm that it would not lead to problems when you examine the specifications of your products or systems.



18. References

References documents for this application note are shown below. Be sure to obtain the latest version of each document from the website of Renesas Electronics Corporation when designing.

- •RL78/ F13, F14 User's Manual: Hardware Rev. 2.10
- •78K0R/Fx3 User's Manual: Hardware Rev. 6.00
- ·E1/E20/E2 Emulator, E2 Emulator Lite Additional Document for User's Manual

(Notes on Connection of RL78) Rev.7.00

- ·QB-MINI2 User's Manual Rev.6.00
- •RL78 family User's Manual: Software Rev.2.20



Website and Support <website and support,ws>

Renesas Electronics Website <u>http://www.renesas.com/</u>

Inquiries

http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.



Revision History

		Descriptior	1
Rev.	Date	Page	Summary
Rev. 1.10	June 30, 2017		First edition issued
Rev. 2.00	Oct. 31, 2017	Throughout	Fully revised for expanding target devices: 78K0R/FB3 (30, 32 pins), 78K0R/FC3 (40, 48 pins), 78K0R/FE3 (64 pins), 78K0R/FF3 (80 pins), 78K0R/FG3 (100 pins), and RL78/F14 (30, 32, 48, 64, 80, 100 pins)
		p.6 to p.19	1.1 to 1.7, Tables added for comparing functions between RL78/F14 and 78K0R/Fx3, broken down by number of pins for each product
		p.26 to p.38	3.2.1 to 3.2.7, Tables added for comparing pin functions between RL78/F14 and 78K0R/Fx3, broken down by number of pins for each product
		p.39	Table 4-1 and Table 4-2 added for comparing memory size between each product of RL78/F14 and 78K0R/Fx3, respectively
		p.42	Table 5-1 modified for classifying each register status except "Held" when reset request is generated into "Cleared" or "Set"
		p.57 to p.59	11.1.1 to 11.1.7, Tables added for comparing I/O ports between RL78/F14 and 78K0R/Fx3, broken down by number of pins for each product
		p.62	Table 11-10 and Table 11-11 added for showing Pin I/O buffer power supplies for each product of RL78/F14 and 78K0R/Fx3, respectively
		p.92 to p.94	Description of counter source for Timer RD (Table 15-9) moved from 15.3.8 to 15.3
		p.103	Figure 15-21 corrected for changing position of Note3 and Note 4
		p.105 to p.111	16.1 to 16.7, Description added for showing relationship between each serial interface in RL78/F14 and that in 78K0R/Fx3, broken down by number of pins for each product

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access
 these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
 Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations
- Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions.
- 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronic
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.3.0-1 November 2016)

RENESAS

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

SALES OFFICES

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited Dukes Meadow, Miliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. Tal; No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.

No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seou Tel: +82-2-558-3737, Fax: +82-2-558-5141 Seoul, 135-080, Korea