To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}, 2010$, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April ${ }^{\text {st }}, 2010$
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# V850/SV1 <br> 32-BIT SINGLE-CHIP MICROCONTROLLERS 

## DESCRIPTION

The $\mu$ PD703038, 703038Y, 703039, 703039Y, 703040, 703040Y, 703041, and 703041Y (collectively known as the V850/SV1) are products in the low-power series of V850 Series products, which are NEC Electronics' single-chip microcontrollers for real-time control.

The V850/SV1 employs the CPU core of the V850 Series, and has on-chip peripheral functions such as large capacity ROM/RAM, a multi-function timer/counter, serial interface, A/D converter, DMA controller, PWM, and a Vsync/Hsync separation circuit.

The V850/SV1 not only realizes the low power consumption necessary for applications such as camcorders, but also has an extremely high cost performance.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

$$
\begin{array}{ll}
\text { V850/SV1 User's Manual Hardware: } & \text { U14462E } \\
\text { V850 Series User's Manual Architecture: } & \text { U10243E }
\end{array}
$$

## FEATURES

O Number of instructions: 74
O Minimum instruction execution time:
50 ns (@ 20 MHz operation with main system clock)
O General-purpose registers: 32 bits $\times 32$ registers
O Instruction set (signed multiplication, saturation operations, 32-bit shift instructions, bit manipulation instructions, load/store instructions)
O Memory space:
16 MB linear address space
Memory block allocation function: 2 MB per block
O External bus: 16-bit multiplexed bus
O Internal memory:
$\mu$ PD703038, 703038Y
(ROM: 384 KB, RAM: 16 KB )
$\mu$ PD703039, 703039Y
(ROM: 256 KB, RAM: 8 KB)
$\mu$ PD703040, 703040Y
(ROM: 256 KB, RAM: 16 KB)
$\mu$ PD703041, 703041Y
(ROM: 192 KB, RAM: 8 KB)
O I/O lines Total: 151

[^0]O PWM output: 4 channels
O Vsync/Hsync separation circuit
O On-chip key return function
O On-chip clock generator
O Power saving function: HALT/IDLE/STOP modes
O ROM correction: 4 points
O Package: 176-pin plastic LQFP $(24 \times 24)$

## APPLICATIONS

O Camcorders (including DVC)

## ^ ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PD703038F1-×××-EN2 | 180-pin plastic FBGA ( $13 \times 13$ ) |
| $\mu$ PD703038F1-×xx-EN2-A | 180-pin plastic FBGA $(13 \times 13)$ |
| $\mu$ PD703038YF1-×××-EN2 | 180-pin plastic FBGA ( $13 \times 13$ ) |
| $\mu$ PD703038YF1-XXX-EN2-A | 180-pin plastic FBGA ( $13 \times 13$ ) |
| $\mu$ PD703039GM-XXX-UEU | 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ |
| $\mu$ PD703039GM-×xx-UEU-A | 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ |
| $\mu \mathrm{PD} 703039 \mathrm{~F} 1-\times \times \times$ - EN2 | 180-pin plastic FBGA ( $13 \times 13$ ) |
| $\mu$ PD703039F1-×xx-EN2-A | 180-pin plastic FBGA $(13 \times 13)$ |
| $\mu$ PD703039YGM- $\times \times \times$-UEU | 176-pin plastic LQFP (fine pitch) ( $24 \times 24$ ) |
| $\mu$ PD703039YGM-×xx-UEU-A | 176-pin plastic LQFP (fine pitch) ( $24 \times 24$ ) |
| $\mu$ PD703039YF1-×××-EN2 | 180-pin plastic FBGA $(13 \times 13)$ |
| $\mu$ PD703039YF1-XXX-EN2-A | 180-pin plastic FBGA $(13 \times 13)$ |
| $\mu$ PD703040GM-×××-UEU | 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ |
| $\mu$ PD703040GM-×x×-UEU-A | 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ |
| $\mu$ PD703040F1-×××-EN2 | 180-pin plastic FBGA $(13 \times 13)$ |
| $\mu$ PD703040F1-××x-EN2-A | 180-pin plastic FBGA ( $13 \times 13$ ) |
| $\mu \mathrm{PD} 703040 \mathrm{YGM}-\times \times \times$-UEU | 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ |
| $\mu$ PD703040YGM-××x-UEU-A | 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ |
| $\mu$ PD703040YF1-×××-EN2 | 180-pin plastic FBGA ( $13 \times 13$ ) |
| $\mu$ PD703040YF1-XXX-EN2-A | 180-pin plastic FBGA ( $13 \times 13$ ) |
| $\mu \mathrm{PD} 703041 \mathrm{GM}-\times \times x$-UEU | 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ |
| $\mu$ PD703041GM-XXX-UEU-A | 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ |
| $\mu$ PD703041YGM- $\times \times \times$-UEU | 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ |
| $\mu$ PD703041YGM-×××-UEU-A | 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ |

Remarks1. Products with -A at the end of the part number are lead-free products.
2. $X X X$ indicates ROM code suffix.

DIFFERENCES BETWEEN V850/SV1 PRODUCTS


## PIN CONFIGURATION

176-pin plastic LQFP (fine pitch) $(24 \times 24)$
^ $\mu$ PD703039GM-××x-UEU
$\star \quad \mu$ PD703039YGM-×××-UEU
$\star \quad \mu$ PD703040GM-×xx-UEU
$\star \quad \mu$ PD703040YGM-×××-UEU
$\star \quad \mu \mathrm{PD} 703041 \mathrm{GM}-\times \times \times$-UEU

* $\mu$ PD703041YGM-×××-UEU
$\mu$ PD703039GM-××x-UEU-A
$\mu$ PD703039YGM-×xx-UEU-A
$\mu$ PD703040GM-×x×-UEU-A
$\mu$ PD703040YGM-×××-UEU-A
$\mu$ PD703041GM-×××-UEU-A
$\mu$ PD703041YGM-×XX-UEU-A


Notes 1. Connect directly to Vss.
2. SCL0, SCL1, SDA0, and SDA1 are valid for the $\mu$ PD703039Y, 703040 Y , and 703041 Y only.

* 180-pin plastic FBGA $(13 \times 13)$
$\mu$ PD703038F1-×xx-EN2
$\mu$ PD703038YF1-×XX-EN2
$\mu$ PD703039F1-×××-EN2
$\mu$ PD703039YF1-XXX-EN2
$\mu$ PD703040F1-×xx-EN2 $\mu$ PD703040YF1-××X-EN2
$\mu$ PD703038F1-××x-EN2-A
$\mu$ PD703038YF1-XXX-EN2-A
$\mu$ PD703039F1-XXX-EN2-A
$\mu$ PD703039YF1-XXX-EN2-A
$\mu$ PD703040F1-×××-EN2-A
$\mu$ PD703040YF1-×XX-EN2-A


| Pin <br> Number | Name | Pin | Name | Pin <br> Number | Name | Pin <br> Number | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | NC ${ }^{\text {Note } 1}$ | B1 | P13/SI1/RXD0 | C1 | P15/SCK1/ASCK0 | D1 | P23/SI3/RXD1 |
| A2 | P11/SO0 | B2 | P12/SCKO/SCL0 ${ }^{\text {Nobe2 }}$ | C2 | P20/SI2/SDA1 ${ }^{\text {Note } 2}$ | D2 | P21/SO2 |
| A3 | P10/SIO/SDA0 ${ }^{\text {Nole } 2}$ | B3 | P113 | C3 | P14/SO1/TXD0 | D3 | P22/ $\overline{\text { CKK } 2 / S C L 1 ~}{ }^{\text {Nole } 2}$ |
| A4 | P112 | B4 | P110 | C4 | P111 | D4 | P24/SO3/TXD1 |
| A5 | CLKOUT | B5 | P64/A20 | C5 | P65/A21 | D5 | WAIT |
| A6 | P62/A18 | B6 | P60/A16 | C6 | P63/A19 | D6 | P61/A17 |
| A7 | P57/AD15 | B7 | P54/AD12 | C7 | P56/AD14 | D7 | P55/AD13 |
| A8 | P53/AD11 | B8 | P50/AD8 | C8 | P52/AD10 | D8 | P51/AD9 |
| A9 | BVss | B9 | P46/AD6 | C9 | BVDD | D9 | P47/AD7 |
| A10 | P45/AD5 | B10 | P42/AD2 | C10 | P44/AD4 | D10 | P43/AD3 |
| A11 | P41/AD1 | B11 | P94/ASTB | C11 | P40/AD0 | D11 | P96/HLDRQ |
| A12 | Vss | B12 | P91/UBEN | C12 | P93/DSTB/RD | D12 | P90/LBEN/WRL |
| A13 | AV ss | B13 | AV ${ }_{\text {do }}$ | C13 | P82/ANI10 | D13 | P81/ANI9 |
| A14 | $\mathrm{AV}_{\text {gef }}$ | B14 | Vdo | C14 | P86/ANI14 | D14 | P84/ANI12 |
| A15 | NC ${ }^{\text {Note } 1}$ | B15 | P87/ANI15 | C15 | P85/ANI13 | D15 | P83/ANI11 |

Notes 1. Leave the NC pin open.
2. SCL0, SCL1, SDA0, and SDA1 are valid only for $\mu$ PD703038Y, 703039 Y , and 703040 Y .

| Pin <br> Number | Name | Pin <br> Number | Name | Pin <br> Number | Name | Pin <br> Number | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E1 | P27/TI3/TO3 | H12 | P144/TI9/INTTI9 | M1 | VDD | P1 | P193 |
| E2 | P25/SCK3/ASCK1 | H13 | P143/INTCP93 | M2 | P186 | P2 | P195 |
| E3 | P26/TI2/TO2 | H14 | P146 | M3 | P170/KR0 | P3 | P196 |
| E4 | Vss | H15 | P141/INTCP91 | M4 | P174/KR4 | P4 | P176/KR6 |
| E5 | VdD | J1 | P125/TI7/TO7 | M5 | P177/KR7 | P5 | P160/PWM0 |
| E11 | P95/HLDAK | J2 | P124/TI6/TO6 | M6 | P163/PWM3 | P6 | P164/CSYNCIN |
| E12 | P92/R/W/ $/ \overline{W R H}$ | J3 | P126/TI10/TO10 | M7 | P167/HSOUT1 | P7 | IC ${ }^{\text {Note } 1}$ |
| E13 | P76/ANI6 | J4 | P127/TI11/TO11 | M8 | RESET | P8 | X2 |
| E14 | P77/ANI7 | J12 | P140/INTCP90 | M9 | Vss | P9 | P100/RTP00 |
| E15 | P80/ANI8 | J13 | P137/TO81 | M10 | P103/RTP03 | P10 | P104/RTP04 |
| F1 | P30/TI000 | J14 | P142/INTCP92 | M11 | P01/INTP0 | P11 | P107/RTP07 |
| F2 | P31/T1001 | J15 | P135/TCLR8/INTTCLR8 | M12 | P04/INTP3 | P12 | P150/RTP10 |
| F3 | P32/T1010 | K1 | P181 | M13 | P05/INTP4/ADTRG | P13 | P152/RTP12 |
| F4 | P33/T1011 | K2 | P180 | M14 | P03/INTP2 | P14 | P153/RTP13 |
| F12 | P74/ANI4 | K3 | P182 | M15 | P06/NTP5/RTPTRG0 | P15 | P156/RTP16 |
| F13 | P72/ANI2 | K4 | P183 | N1 | P191 | R1 | NC ${ }^{\text {Note } 2}$ |
| F14 | P75/ANI5 | K12 | P134/TI8/INTTI8 | N2 | P192 | R2 | P194 |
| F15 | P70/ANI0 | K13 | P133/INTCP83 | N3 | P197 | R3 | P171/KR1 |
| G1 | P35/TO1 | K14 | P136/TO80 | N4 | P173/KR3 | R4 | P172/KR2 |
| G2 | P34/TO0 | K15 | P132/INTCP82 | N5 | P175/KR5 | R5 | P161/PWM1 |
| G3 | P36/TI4/TO4 | L1 | P185 | N6 | P162/PWM2 | R6 | P165/VSOUT |
| G4 | P37/TI5/TO5 | L2 | P184 | N7 | P166/HSOUT0 | R7 | XT1 |
| G12 | P73/ANI3 | L3 | P187 | N8 | Vod | R8 | XT2 |
| G13 | P147 | L4 | Vss | N9 | X1 | R9 | P101/RTP01 |
| G14 | P71/ANI1 | L5 | P190 | N10 | P102/RTP02 | R10 | P105/RTP05 |
| G15 | P145/RTPTRG1 | L11 | Vdd | N11 | P106/RTP06 | R11 | Vss |
| H1 | P121/SO4 | L12 | Vss | N12 | Vdo | R12 | P151/RTP11 |
| H2 | P120/SI4 | L13 | P07/INTP6 | N13 | P157/RTP17 | R13 | P154/RTP14 |
| H3 | P122/SCK4 | L14 | P131/INTCP81 | N14 | P00/NMI | R14 | P155/RTP15 |
| H4 | P123/CLO | L15 | P130/INTCP80 | N15 | P02/INTP1 | R15 | NC ${ }^{\text {Note } 2}$ |

Notes 1. Connect the IC pin directly to Vss.
2. Leave the NC pin open.

## PIN IDENTIFICATION

| A16 to A21: | Address bus |
| :---: | :---: |
| AD0 to AD15: | Address/data bus |
| ADTRG: | AD trigger input |
| ANIO to ANI15: | Analog input |
| ASCK0, ASCK1: | Asynchronous serial clock |
| ASTB: | Address strobe |
| AVdD: | Analog power supply |
| AVref: | Analog reference voltage |
| AVss: | Analog ground |
| BVdo: | Bus interface power supply |
| BVss: | Bus interface ground |
| CLKOUT: | Clock output |
| CLO: | Clock output (divided) |
| CSYNCIN: | Csync input |
| DSTB: | Data strobe |
| HLDAK: | Hold acknowledge |
| HLDRQ: | Hold request |
| HSOUT0, HSOUT1: | Hsync output |
| IC: | Internally connected |
| INTCP80 to INTPC83,: | Interrupt request from peripherals |
| INTCP90 to INTCP93, |  |
| INTP0 to INTP6, |  |
| INTTCLR8, |  |
| INTTI8, INTTI9 |  |
| KR0 to KR7: | Key return |
| LBEN: | Lower byte enable |
| NMI: | Non-maskable interrupt request |
| P00 to P07: | Port 0 |
| P10 to P15: | Port 1 |
| P20 to P27: | Port 2 |
| P30 to P37: | Port 3 |
| P40 to P47: | Port 4 |
| P50 to P57: | Port 5 |
| P60 to P65: | Port 6 |
| P70 to P77: | Port 7 |
| P80 to P87: | Port 8 |
| P90 to P96: | Port 9 |
| P100 to P107: | Port 10 |


| P110 to P113: | Port 11 |
| :---: | :---: |
| P120 to P127: | Port 12 |
| P130 to P137: | Port 13 |
| P140 to P147: | Port 14 |
| P150 to P157: | Port 15 |
| P160 to P167: | Port 16 |
| P170 to P177: | Port 17 |
| P180 to P187: | Port 18 |
| P190 to P197: | Port 19 |
| PWM0 to PWM3: | Pulse width modulation |
| $\overline{\mathrm{RD}}$ : | Read |
| RESET: | Reset |
| RTP00 to RTP07,: | Real-time output port |
| RTP10 to RTP17 |  |
| RTPTRG0, RTPTRG1: | RTP trigger input |
| $\mathrm{R} / \overline{\mathrm{W}}$ : | Read/write status |
| RXD0, RXD1: | Receive data |
| SCK0 to SCK4: | Serial clock |
| SCL0, SCL1: | Serial clock |
| SDA0, SDA1: | Serial data |
| SIO to SI4: | Serial input |
| SO0 to SO4: | Serial output |
| TCLR8: | Timer clear |
| TIO00, TI001, TI010,: | Timer input |
| TI011, TI2 to TI11 |  |
| TO0 to TO7, TO80,: | Timer output |
| TO81, TO10, TO11 |  |
| TXD0,TXD1: | Transmit data |
| UBEN: | Upper byte enable |
| VDD: | Power supply |
| VSOUT: | Vsync output |
| Vss: | Ground |
| WAIT: | Wait |
| WRH: | Write strobe high level data |
| WRL: | Write strobe low level data |
| X1, X2: | Crystal for main system clock |
| XT1, XT2: | Crystal for subsystem clock |

## INTERNAL BLOCK DIAGRAM



Notes 1. $\mu$ PD703038, $703038 \mathrm{Y}: 384 \mathrm{~KB}$
$\mu$ PD703039, 703039Y, 703040, 703040Y: 256 KB
$\mu$ PD703041, 703041Y: 192 KB
2. $\mu \mathrm{PD} 703039,703039 \mathrm{Y}, 703041,703041 \mathrm{Y}: 8 \mathrm{~KB}$ $\mu$ PD703038, 703038Y, 703040, 703040Y: 16 KB
3. SDA0, SDA1, SCL0, and SCL1 are valid for the $\mu$ PD703038Y, $703039 \mathrm{Y}, 703040 \mathrm{Y}$, and 703041 Y only.
4. The ${ }^{2} \mathrm{C}$ function is valid for the $\mu \mathrm{PD} 703038 \mathrm{Y}, 703039 \mathrm{Y}, 703040 \mathrm{Y}$, and 703041 Y only.

## CONTENTS

1. PIN FUNCTIONS ..... 10
1.1 Port Pins ..... 10
1.2 Non-Port Pins ..... 14
1.3 Pin I/O Circuits, I/O Buffer Supply, and Recommended Connection of Unused Pins ..... 17
2. ELECTRICAL SPECIFICATIONS ..... 21
3. PACKAGE DRAWING ..... 43
4. RECOMMENDED SOLDERING CONDITIONS ..... 45

## 1. PIN FUNCTIONS

### 1.1 Port Pins

| Pin Name | I/O | PULL | Function | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| P00 | I/O | Yes | Port 0 <br> 8-bit I/O port <br> Input/output mode can be specified in 1-bit units. | NMI |
| P01 |  |  |  | INTP0 |
| P02 |  |  |  | INTP1 |
| P03 |  |  |  | INTP2 |
| P04 |  |  |  | INTP3 |
| P05 |  |  |  | INTP4/ADTRG |
| P06 |  |  |  | INTP5/RTPTRG0 |
| P07 |  |  |  | INTP6 |
| P10 | I/O | Yes | Port 1 <br> 6-bit I/O port <br> Input/output mode can be specified in 1-bit units. | SIO/SDA0 |
| P11 |  |  |  | SOO |
| P12 |  |  |  | $\overline{\text { SCKO/SCLO }}$ |
| P13 |  |  |  | SI1/RXD0 |
| P14 |  |  |  | SO1/TXD0 |
| P15 |  |  |  | SCK1/ASCK0 |
| P20 | I/O | Yes | Port 2 <br> 8-bit I/O port Input/output mode can be specified in 1-bit units. | SI2/SDA1 |
| P21 |  |  |  | SO2 |
| P22 |  |  |  | $\overline{\text { SCK2/SCL1 }}$ |
| P23 |  |  |  | SI3/RXD1 |
| P24 |  |  |  | SO3/TXD1 |
| P25 |  |  |  | $\overline{\text { SCK3/ASCK1 }}$ |
| P26 |  |  |  | T12/TO2 |
| P27 |  |  |  | TI3/TO3 |
| P30 | I/O | Yes | Port 3 <br> 8-bit I/O port Input/output mode can be specified in 1-bit units. | TIOOO |
| P31 |  |  |  | TI001 |
| P32 |  |  |  | TIO10 |
| P33 |  |  |  | TI011 |
| P34 |  |  |  | TOO |
| P35 |  |  |  | TO1 |
| P36 |  |  |  | T14/TO4 |
| P37 |  |  |  | TI5/TO5 |
| P40 | I/O | No | Port 4 <br> 8-bit I/O port Input/output mode can be specified in 1-bit units. | ADO |
| P41 |  |  |  | AD1 |
| P42 |  |  |  | AD2 |
| P43 |  |  |  | AD3 |
| P44 |  |  |  | AD4 |

Remark PULL: On-chip pull-up resistor

| Pin Name | I/O | PULL | Function | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| P45 | I/O | No | Port 4 <br> 8-bit I/O port <br> Input/output mode can be specified in 1-bit units. | AD5 |
| P46 |  |  |  | AD6 |
| P47 |  |  |  | AD7 |
| P50 | I/O | No | Port 5 <br> 8-bit I/O port <br> Input/output mode can be specified in 1-bit units. | AD8 |
| P51 |  |  |  | AD9 |
| P52 |  |  |  | AD10 |
| P53 |  |  |  | AD11 |
| P54 |  |  |  | AD12 |
| P55 |  |  |  | AD13 |
| P56 |  |  |  | AD14 |
| P57 |  |  |  | AD15 |
| P60 | I/O | No | Port 6 <br> 6-bit I/O port Input/output mode can be specified in 1-bit units. | A16 |
| P61 |  |  |  | A17 |
| P62 |  |  |  | A18 |
| P63 |  |  |  | A19 |
| P64 |  |  |  | A20 |
| P65 |  |  |  | A21 |
| P70 | Input | No | Port 7 <br> 8-bit input port | ANIO |
| P71 |  |  |  | ANI1 |
| P72 |  |  |  | ANI2 |
| P73 |  |  |  | ANI3 |
| P74 |  |  |  | ANI4 |
| P75 |  |  |  | ANI5 |
| P76 |  |  |  | ANI6 |
| P77 |  |  |  | ANI7 |
| P80 | Input | No | Port 8 <br> 8-bit input port | ANI8 |
| P81 |  |  |  | ANI9 |
| P82 |  |  |  | ANI10 |
| P83 |  |  |  | ANI11 |
| P84 |  |  |  | ANI12 |
| P85 |  |  |  | ANI13 |
| P86 |  |  |  | ANI14 |
| P87 |  |  |  | ANI15 |
| P90 | I/O | No | Port 9 <br> 7-bit I/O port Input/output mode can be specified in 1-bit units. | $\overline{\text { LBEN }} / \overline{W R L}$ |
| P91 |  |  |  | UBEN |
| P92 |  |  |  | R/W/ $/ \overline{W R H}$ |
| P93 |  |  |  | $\overline{\mathrm{DSTB}} / \overline{\mathrm{RD}}$ |

Remark PULL: On-chip pull-up resistor

| Pin Name | I/O | PULL | Function | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| P94 | I/O | No | Port 9 <br> 7-bit I/O port <br> Input/output mode can be specified in 1-bit units. | ASTB |
| P95 |  |  |  | $\overline{\text { HLDAK }}$ |
| P96 |  |  |  | HLDRQ |
| P100 | I/O | Yes | Port 10 <br> 8-bit I/O port Input/output mode can be specified in 1-bit units. | RTP00 |
| P101 |  |  |  | RTP01 |
| P102 |  |  |  | RTP02 |
| P103 |  |  |  | RTP03 |
| P104 |  |  |  | RTP04 |
| P105 |  |  |  | RTP05 |
| P106 |  |  |  | RTP06 |
| P107 |  |  |  | RTP07 |
| P110 | I/O | No | Port 11 <br> 4-bit I/O port <br> Input/output mode can be specified in 1-bit units. | - |
| P111 |  |  |  | - |
| P112 |  |  |  | - |
| P113 |  |  |  | - |
| P120 | I/O | No | Port 12 <br> 8-bit I/O port <br> Input/output mode can be specified in 1-bit units. | SI4 |
| P121 |  |  |  | SO4 |
| P122 |  |  |  | SCK4 |
| P123 |  |  |  | CLO |
| P124 |  |  |  | T16/TO6 |
| P125 |  |  |  | T17/TO7 |
| P126 |  |  |  | TI10/TO10 |
| P127 |  |  |  | TI11/TO11 |
| P130 | I/O | No | Port 13 <br> 8-bit I/O port <br> Input/output mode can be specified in 1-bit units. | INTCP80 |
| P131 |  |  |  | INTCP81 |
| P132 |  |  |  | INTCP82 |
| P133 |  |  |  | INTCP83 |
| P134 |  |  |  | TI8/INTTI8 |
| P135 |  |  |  | TCLR8/INTTCLR8 |
| P136 |  |  |  | TO80 |
| P137 |  |  |  | TO81 |
| P140 | 1/O | No | Port 14 <br> 8-bit I/O port <br> Input/output mode can be specified in 1-bit units. | INTCP90 |
| P141 |  |  |  | INTCP91 |
| P142 |  |  |  | INTCP92 |
| P143 |  |  |  | INTCP93 |
| P144 |  |  |  | TI9/INTTI9 |
| P145 |  |  |  | RTPTRG1 |
| P146 |  |  |  | - |
| P147 |  |  |  | - |

Remark PULL: On-chip pull-up resistor

| Pin Name | I/O | PULL | Function | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| P150 | I/O | No | Port 15 <br> 8-bit I/O port Input/output mode can be specified in 1-bit units. | RTP10 |
| P151 |  |  |  | RTP11 |
| P152 |  |  |  | RTP12 |
| P153 |  |  |  | RTP13 |
| P154 |  |  |  | RTP14 |
| P155 |  |  |  | RTP15 |
| P156 |  |  |  | RTP16 |
| P157 |  |  |  | RTP17 |
| P160 | I/O | No | Port 16 <br> 8-bit I/O port <br> Input/output mode can be specified in 1-bit units. | PWM0 |
| P161 |  |  |  | PWM1 |
| P162 |  |  |  | PWM2 |
| P163 |  |  |  | PWM3 |
| P164 |  |  |  | CSYNCIN |
| P165 |  |  |  | VSOUT |
| P166 |  |  |  | HSOUT0 |
| P167 |  |  |  | HSOUT1 |
| P170 | I/O | Yes | Port 17 <br> 8-bit I/O port <br> Input/output mode can be specified in 1-bit units. | KR0 |
| P171 |  |  |  | KR1 |
| P172 |  |  |  | KR2 |
| P173 |  |  |  | KR3 |
| P174 |  |  |  | KR4 |
| P175 |  |  |  | KR5 |
| P176 |  |  |  | KR6 |
| P177 |  |  |  | KR7 |
| P180 | I/O | No | Port 18 <br> 8-bit I/O port <br> Input/output mode can be specified in 1-bit units. | - |
| P181 |  |  |  | - |
| P182 |  |  |  | - |
| P183 |  |  |  | - |
| P184 |  |  |  | - |
| P185 |  |  |  | - |
| P186 |  |  |  | - |
| P187 |  |  |  | - |
| P190 | I/O | No | Port 19 <br> 8-bit I/O port <br> Input/output mode can be specified in 1-bit units. | - |
| P191 |  |  |  | - |
| P192 |  |  |  | - |
| P193 |  |  |  | - |
| P194 |  |  |  | - |
| P195 |  |  |  | - |
| P196 |  |  |  | - |
| P197 |  |  |  | - |

Remark PULL: On-chip pull-up resistor

### 1.2 Non-Port Pins

| Pin Name | I/O | PULL | Function | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| A16 to A21 | Output | No | Address bus 16 to 21 | P60 to P65 |
| AD0 to AD7 | I/O | No | Address/data multiplexed bus 0 to 15 | P40 to P47 |
| AD8 to AD15 |  |  |  | P50 to P57 |
| ADTRG | Input | Yes | A/D converter external trigger input | P05/INTP4 |
| ANIO to ANI7 | Input | No | Analog input to A/D converter | P70 to P77 |
| ANI8 to ANI15 | Input | No |  | P80 to P87 |
| ASCK0 | Input | Yes | Baud rate clock input for UART0 and UART1 | P15/SCK1 |
| ASCK1 |  |  |  | P25/SCK3 |
| ASTB | Output | No | External address strobe signal output | P94 |
| AV ${ }_{\text {do }}$ | - | - | Positive power supply for A/D converter and ports used for alternate functions | - |
| $A V_{\text {ref }}$ | Input | - | Reference voltage input for A/D converter | - |
| AVss | - | - | Ground potential for A/D converter and ports used for alternate functions | - |
| BVDD | - | - | Positive power supply for bus interface and ports used for alternate functions | - |
| BVss | - | - | Ground potential for bus interface and ports used for alternate functions | - |
| CLKOUT | Output | - | Internal system clock output | - |
| CLO | Output | No | CLO output signal | P123 |
| CSYNCIN | Input | No | Csync signal input | P164 |
| DSTB | Output | No | External data strobe signal output | P93/RD |
| HLDAK | Output | No | Bus hold acknowledge output | P95 |
| HLDRQ | Input | No | Bus hold request input | P96 |
| HSOUTO | Output | No | Hsync signal output before revision | P166 |
| HSOUT1 |  |  | Hsync signal output after revision | P167 |
| IC | - | - | Internal connection (connect directly to Vss) | - |
| INTCP80 to INTCP83 | Input | No | External capture input for CC80 to CC83 | P130 to P133 |
| INTCP90 to INTCP93 | Input | No | External capture input for CP90 to CP93 | P140 to P143 |
| INTP0 to INTP3 | Input | Yes | External interrupt request input (analog noise elimination) | P01 to P04 |
| INTP4 |  |  | External interrupt request input (digital noise elimination) | P05/ADTRG |
| INTP5 |  |  |  | P06/RTPTRG0 |
| INTP6 |  |  | External interrupt request input (digital noise elimination supporting remote controller) | P07 |

Remark PULL: On-chip pull-up resistor

| Pin Name | I/O | PULL | Function | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| INTTCLR8 | Input | No | External interrupt request input (digital noise elimination) | P135/TCLR8 |
| INTTI8 | Input | No |  | P134/TI8 |
| INTTI9 |  |  |  | P144/TI9 |
| KR0 to KR7 | Input | Yes | Key return input | P170 to P177 |
| LBEN | Output | No | Lower byte enable signal output for external data bus | P90/ $\overline{W R L}$ |
| NMI | Input | Yes | Non-maskable interrupt request input | P00 |
| PWM0 to PWM3 | Output | No | Output of PWM channels 0 to 3 | P160 to P163 |
| $\overline{\mathrm{RD}}$ | Output | No | Bus read strobe signal output | P93/DSTB |
| RESET | Input | - | System reset input | - |
| RTP00 to RTP07 | Output | Yes | Real-time output port | P100 to P107 |
| RTP10 to RTP17 |  | No |  | P150 to P157 |
| RTPTRG0 | Input | Yes | RTP external trigger input | P06 |
| RTPTRG1 |  | No |  | P145 |
| R/W | Output | No | External read/write status output | P92/WRH |
| RXD0 | Input | Yes | Serial receive data input for UART0 and UART1 | P13/SI1 |
| RXD1 |  |  |  | P23/SI3 |
| $\overline{\text { SCK0 }}$ | I/O | Yes | Serial clock I/O for CSIO to CSI3 (3-wire mode) | P12/SCL0 |
| $\overline{\text { SCK1 }}$ |  |  |  | P15/ASCK0 |
| $\overline{\text { SCK2 }}$ |  |  |  | P22/SCL1 |
| $\overline{\text { SCK3 }}$ |  |  |  | P25/ASCK1 |
| $\overline{\text { SCK4 }}$ |  | No | Variable-length CSI4 serial clock I/O | P122 |
| SCL0 | I/O | Yes | Serial clock I/O for $I^{2} C 0$ and $I^{2} C 1$ <br> ( $\mu \mathrm{PD} 703038 \mathrm{Y}, 703039 \mathrm{Y}, 703040 \mathrm{Y}$ and 703041Y) | P12/SCK0 |
| SCL1 |  |  |  | P22/SCK2 |
| SDA0 | I/O | Yes | Serial transmit/receive data I/O for $\mathrm{I}^{2} \mathrm{C} 0$ and $\mathrm{I}^{2} \mathrm{C} 1$ ( $\mu$ PD703038Y, 703039Y, 703040Y and 703041Y) | P10/SI0 |
| SDA1 |  |  |  | P20/SI2 |
| SIO | Input | Yes | Serial receive data input for CSIO to CSI3 (3-wire mode) | P10/SDA0 |
| SI1 |  |  |  | P13/RXD0 |
| SI2 |  |  |  | P20/SDA1 |
| SI3 |  |  |  | P23/RXD1 |
| SI4 |  | No | Variable-length CSI4 serial receive data input | P120 |
| SO0 | Output | Yes | Serial transmit data output for CSIO to CSI3 | P11 |
| SO1 |  |  |  | P14/TXD0 |
| SO 2 |  |  |  | P21 |
| SO3 |  |  |  | P24/TXD1 |
| SO4 |  | No | Variable-length CSI4 serial transmit data output | P121 |
| TCLR8 | Input | No | External clear input for TM8 | P135/INTTCLR8 |
| TIOOO | Input | Yes | External count clock input/external capture trigger input for TM0 | P30 |

Remark PULL: On-chip pull-up resistor

| Pin Name | I/O | PULL | Function | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| TI001 | Input | Yes | External capture trigger input for TM0 | P31 |
| T1010 |  |  | External count clock input/external capture trigger input for TM1 | P32 |
| T1011 |  |  | External capture trigger input for TM1 | P33 |
| TI2 |  |  | External count clock input for TM2 | P26/TO2 |
| TI3 |  |  | External count clock input for TM3 | P27/TO3 |
| T14 |  |  | External count clock input for TM4 | P36/TO4 |
| TI5 |  |  | External count clock input for TM5 | P37/TO5 |
| T16 |  | No | External count clock input for TM6 | P124/TO6 |
| TI7 |  |  | External count clock input for TM7 | P125/TO7 |
| T18 |  |  | External count clock input for TM8 | P134/INTTI8 |
| T19 |  |  | External count clock input for TM9 | P144/INTTI9 |
| TI10 |  |  | External count clock input for TM10 | P126/TO10 |
| TI11 |  |  | External count clock input for TM11 | P127/TO11 |
| TO0 | Output | Yes | Pulse signal output for TMO | P34 |
| TO1 |  |  | Pulse signal output for TM1 | P35 |
| TO2 |  |  | Pulse signal output for TM2 | P26/TI2 |
| TO3 |  |  | Pulse signal output for TM3 | P27/TI3 |
| TO4 |  |  | Pulse signal output for TM4 | P36/T14 |
| TO5 |  |  | Pulse signal output for TM5 | P37/TI5 |
| TO6 |  | No | Pulse signal output for TM6 | P124/TI6 |
| TO7 |  |  | Pulse signal output for TM7 | P125/TI7 |
| TO80 |  |  | Pulse signal output 0 for TM8 | P136 |
| TO81 |  |  | Pulse signal output 1 for TM8 | P137 |
| TO10 |  |  | Pulse signal output for TM10 | P126/TI10 |
| TO11 |  |  | Pulse signal output for TM11 | P127/TI11 |
| TXD0 | Output | Yes | Serial transmit data output for UART0 and UART1 | P14/SO1 |
| TXD1 |  |  |  | P24/SO3 |
| UBEN | Output | No | Higher byte enable signal output for external data bus | P91 |
| VDD | - | - | Positive power supply pin | - |
| VSOUT | Output | No | Vsync signal output | P165 |
| Vss | - | - | Ground potential | - |
| $\overline{\text { WAIT }}$ | Input | - | External $\overline{\text { WAIT }}$ signal input | - |
| $\overline{\text { WRH }}$ | Output | No | Higher byte write strobe signal output for external data bus | P92/R/W |
| $\overline{\text { WRL }}$ |  |  | Lower byte write strobe signal output for external data bus | P90/LBEN |
| X1 | Input | - | Resonator connection for main system clock | - |
| X2 | - |  |  | - |
| XT1 | Input | - | Resonator connection for subsystem clock | - |
| XT2 | - |  |  | - |

Remark PULL: On-chip pull-up resistor

### 1.3 Pin I/O Circuits, I/O Buffer Supply, and Recommended Connection of Unused Pins

Table 1-1 shows the I/O circuit type of each pin and the recommended connection of unused pins.
For the I/O circuit configuration of each type, refer to Figure 1-1.

Table 1-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins (1/2)


Table 1-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins (2/2)

| Pin | Alternate Function | I/O Circuit Type | I/O Buffer Power Supply | Recommended Connection Method |
| :---: | :---: | :---: | :---: | :---: |
| P121 | SO4 | 10-G | VDD | Input: Independently connect to VDD or VSS via a resistor <br> Output: Leave open |
| P122 | $\overline{\text { SCK4 }}$ | 10-H |  |  |
| P123 | CLO | 5 |  |  |
| P124 | T16/TO6 | 5-K |  |  |
| P125 | TI7/TO7 |  |  |  |
| P126 | Tl10/TO10 |  |  |  |
| P127 | TI11/TO11 |  |  |  |
| P130 to P133 | INTCP80 to INTCP83 | 5-K | VdD |  |
| P134 | TI8/INTTI8 |  |  |  |
| P135 | TCLR8/INTTCLR8 |  |  |  |
| P136, P137 | TO80, TO81 | 5 |  |  |
| P140 to P143 | INTCP90 to INTCP93 | 5-K | VDD |  |
| P144 | TI9/INTTI9 |  |  |  |
| P145 | RTPTRG1 |  |  |  |
| P146, P147 | - | 5 |  |  |
| P150 to P157 | RTP10 to RTP17 | 5 | VDD |  |
| P160 to P163 | PWM0 to PWM3 | 5 | VDD |  |
| P164 | CSYNCIN | 5-K |  |  |
| P165 | VSOUT | 5 |  |  |
| P166 | HSOUT0 |  |  |  |
| P167 | HSOUT1 |  |  |  |
| P170 to P177 | KR0 to KR7 | 5-K | VDD |  |
| P180 to P187 | - | 5 | VDD |  |
| P190 to P197 | - | 5 | VDD |  |
| CLKOUT | - | 4 | BVdD | Leave open |
| $\overline{\text { WAIT }}$ | - | 1 | BVDD | Connect to VDD via a resistor |
| RESET | - | 2 | VDD | - |
| X1 | - | - | Vdd | - |
| X2 | - | - | VDD | Leave open |
| XT1 | - | 16-A | VDD | Connect to Vss |
| XT2 | - | 16-A | VDD | Leave open |
| AV $\mathrm{ReF}^{\text {f }}$ | - | - | - | Connect to AVss |
| IC | - | - | - | Connect directly to Vss |
| VDD | - | - | - | - |
| V ss | - | - | - | - |
| AVdd | - | - | - | Connect to Vdd |
| AVss | - | - | - | Connect to Vss |
| BVDD | - | - | - | Connect to Vdd |
| BVss | - | - | - | Connect to Vss |

Figure 1-1. Pin I/O Circuits (1/2)
Type 1

Figure 1-1. Pin I/O Circuits (2/2)


## 2. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{Vss}=\mathbf{0} \mathrm{V}$ )

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdd |  | -0.5 to +4.6 | V |
|  | AVdd |  | -0.5 to +4.6 | V |
|  | BVdD |  | -0.5 to +4.6 | V |
|  | Vss |  | -0.5 to +0.5 | V |
|  | AVss |  | -0.5 to +0.5 | V |
|  | BVss |  | -0.5 to +0.5 | V |
| Input voltage | $V_{11}$ | Note 1, RESET (Vdo) | -0.5 to $\mathrm{VDD}+0.5^{\text {Note } 4}$ | V |
|  | $\mathrm{V}_{12}$ | Note 2, WAIT (BVDD) | -0.5 to BVDD $+0.5^{\text {Note } 4}$ | V |
| Clock input voltage | Vk | $\mathrm{X} 1, \mathrm{~V}_{\mathrm{DD}}=2.7$ to 3.6 V | -0.5 to $\mathrm{VDD}^{\text {+ }} 1.0^{\text {Note } 4}$ |  |
| Analog input voltage | Vian | Note 3 (AVDD) | -0.5 to $A V_{\text {dD }}+0.5^{\text {Note } 4}$ | V |
| Analog reference input voltage | AVRef | AVref pin | -0.5 to AVdd $+0.5^{\text {Note } 4}$ | V |
| Output current, low | los | Per pin | 4.0 | mA |
|  |  | Total for P00 to P07, P150 to P157 | 25 | mA |
|  |  | Total for P100 to P107, P160 to P167 | 25 | mA |
|  |  | Total for P170 to P177, P190 to P197 | 25 | mA |
|  |  | Total for P124 to P127, P180 to P187 | 25 | mA |
|  |  | Total for P30 to P37, P120 to P123 | 25 | mA |
|  |  | Total for P12 to P15, P20 to P27, P110 to P113 | 25 | mA |
|  |  | Total for P50 to P57, P60 to P65, CLKOUT | 25 | mA |
|  |  | Total for P40 to P47, P90 to P96 | 25 | mA |
|  |  | Total for P130 to P137, P140 to P147 | 25 | mA |
| Output current, high | IOH | Per pin | -4.0 | mA |
|  |  | Total for P00 to P07, P150 to P157 | -25 | mA |
|  |  | Total for P100 to P107, P160 to P167 | -25 | mA |
|  |  | Total for P170 to P177, P190 to P197 | -25 | mA |
|  |  | Total for P124 to P127, P180 to P187 | -25 | mA |
|  |  | Total for P30 to P37, P120 to P123 | -25 | mA |
|  |  | Total for P12 to P15, P20 to P27, P110 to P113 | -25 | mA |
|  |  | Total for P50 to P57, P60 to P65, CLKOUT | -25 | mA |
|  |  | Total for P40 to P47, P90 to P96 | -25 | mA |
|  |  | Total for P130 to P137, P140 to P147 | -25 | mA |
| Output voltage | Vo1 | Note 1, Vdo $=2.7$ to 3.6 V | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5^{\text {Note } 4}$ | V |
|  | Vo2 | Note 2, CLKOUT, BVDd $=2.7$ to 3.6 V | -0.5 to BVDD $+0.5^{\text {Note } 4}$ | V |
| Operating ambient temperature | TA |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Notes 1. Ports $0,1,2,3,10,11,12,13,14,15,16,17,18$, and 19 (includes alternate function pins)
2. Ports $4,5,6$, and 9 (includes alternate function pins)
3. Ports 7 and 8 (includes alternate function pins)
4. Be sure not to exceed each absolute maximum rating (MAX.).

Cautions 1. Avoid direct connections among the IC device output (or I/O) pins and between Vdd or Vcc and GND. However, direct connections among open-drain and open-collector pins are possible, as are direct connections to external circuits that have timing designed to prevent output contention with pins that become high-impedance.
2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Capacitance $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{AV} \mathrm{DD}=\mathrm{BV} \mathrm{DD}=\mathrm{V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Ss}=\mathrm{BV} \mathrm{ss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | CI | $\mathrm{fc}=1 \mathrm{MHz}$ <br> Unmeasured pins returned to 0 V |  |  | 15 | pF |
| I/O capacitance | Cıo |  |  |  | 15 | pF |
| Output capacitance | Co |  |  |  | 15 | pF |

## $\star$ Operating Conditions

(1) CPU operating frequency

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU operating frequency | fCPU | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.6 V | 0.5 |  | 16 | MHz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.1$ to 3.6 V | 0.5 |  | 20 | MHz |

(2) Operating frequency for each supply voltage

| Operating Frequency | Supply Voltage ( $\left.\mathrm{V}_{\mathrm{DD}}=\mathrm{AV} \mathrm{V}_{\mathrm{DD}}=\mathrm{BV} \mathrm{V}_{\mathrm{DD}}\right)$ |
| :---: | :---: |
| $4 \mathrm{MHz} \leq \mathrm{fxx} \leq 16 \mathrm{MHz}$ | 2.7 to 3.6 V |
| $4 \mathrm{MHz} \leq \mathrm{fxx} \leq 20 \mathrm{MHz}$ | 3.1 to 3.6 V |
| $\mathrm{fxx}^{\text {a }} 32.768 \mathrm{kHz}$ (watch operation only) | 2.7 to 3.6 V |

## Recommended Oscillator

(1) Main clock oscillator ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )
(a) Ceramic oscillator or crystal resonator connection


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation frequency | $\mathrm{fxx}^{\text {x }}$ | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.6 V | 4 |  | 16 | MHz |
|  |  | $V_{D D}=3.1$ to 3.6 V | 4 |  | 20 | MHz |
| Oscillation stabilization time |  | After reset release |  | $2^{19} / \mathrm{fxx}$ |  | S |
|  |  | After STOP mode release |  | Note |  | S |

Note Values vary depending on the settings of the oscillation stabilization time selection register (OSTS).

Remarks 1. Place the oscillator as close as possible to X 1 and X 2 .
2. Do not wire other signal lines within the broken lines.
3. For resonator selection and oscillation constants, customers are advised to either evaluate the oscillation themselves, or apply to the resonator manufacturer for evaluation.
$\star \quad$ (b) External clock input


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Input frequency | $\mathrm{fxx}^{2}$ | $\mathrm{~V}_{\mathrm{DD}}=2.7$ to 3.6 V | 4 |  | 16 | MHz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.1$ to 3.6 V | 4 |  | 20 | MHz |

Cautions 1. Place the high-speed CMOS inverter as close as possible to the X 1 pin.
2. Perform a sufficient evaluation to determine whether the $\mu$ PD703038, 703038Y, 703039, 703039Y, 703040, 703040Y, 703041, or 703041Y matches the high-speed CMOS inverter.
(2) Subclock oscillator ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Oscillation frequency | $\mathrm{fXT}_{\mathrm{T}}$ | VDD $=2.7$ to 3.6 V | 32 | 32.768 | 35 | kHz |
| Oscillation stabilization time |  |  |  | 10 |  | s |

Remarks 1. Place the oscillator as close as possible to XT 1 and XT 2 .
2. Do not wire other signal lines within the broken lines.
3. For resonator selection and oscillation constants, customers are advised to either evaluate the oscillation themselves, or apply to the resonator manufacturer for evaluation.
^ DC Characteristics
(1) 16 MHz operation
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=\mathrm{AV} \mathrm{DD}=\mathrm{BV} \mathrm{dD}=2.7$ to $\left.3.6 \mathrm{~V}, \mathrm{Vss}=\mathrm{AVss}=\mathrm{BV} \mathrm{ss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | Pins in Note 1, WAIT |  | 0.7BVdD |  | BVDD | V |
|  | $\mathrm{V}_{\mathbf{H} 2}$ | Pins in Note 2 |  | 0.7 VdD |  | VdD | V |
|  | $\mathrm{V}_{\mathrm{H} 3}$ | Pins in Note 3, RESET |  | 0.75 V DD |  | VDD | V |
|  | VIH4 | Pins in Note 4 |  | 0.7AVdd |  | AVdD | V |
|  | VIH5 | X1 |  | 0.8 VdD |  | VdD | V |
| Input voltage, low | VIL1 | Pins in Note 1, $\overline{\text { WAIT }}$ |  | BVss |  | $0.3 B V_{\text {do }}$ | V |
|  | VIL2 | Pins in Note 2 |  | Vss |  | 0.3 VdD | V |
|  | VIL3 | Pins in Note 3, RESET |  | Vss |  | 0.2 VdD | V |
|  | VIL4 | Pins in Note 4 |  | AVss |  | 0.3AVdd | V |
|  | VIL5 | X1 |  | Vss |  | 0.2 VdD | V |
| Output voltage, high | Voh1 | Note 1, CLKOUT | $\mathrm{loн}^{\prime}=-3 \mathrm{~mA}$ | 0.8BVDD |  |  | V |
|  | Voh2 | Notes 2, 3 | Іон $=-1 \mathrm{~mA}$ | 0.8 VdD |  |  | V |
| Output voltage, low | Vol1 | Note 1, CLKOUT | $\mathrm{loL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
|  | Vol2 | Notes 2, 3 (except P10, P12, P20, P22) | $\mathrm{loL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
|  | Vol3 | P10, P12, P20, P22 | $\mathrm{loL}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| Input leakage current, high | ILIH1 | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{A} \mathrm{~V}_{\mathrm{DD}}= \\ & \mathrm{BV} \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ | Other than X1 |  |  | 5 | $\mu \mathrm{A}$ |
|  | ILIH2 |  | X1 |  |  | 20 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILIL1 | V I $=0 \mathrm{~V}$ | Other than X1 |  |  | -5 | $\mu \mathrm{A}$ |
|  | ILIL2 |  | X1 |  |  | -20 | $\mu \mathrm{A}$ |
| Output leakage current, high | ILOH | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}=A \mathrm{~V}_{\mathrm{DD}}=\mathrm{B} \mathrm{V}_{\mathrm{DD}}$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| Output leakage current, low | ILoL | $\mathrm{V}_{\mathrm{o}}=0 \mathrm{~V}$ |  |  |  | -5 | $\mu \mathrm{A}$ |
| Supply current ${ }^{\text {Note } 5}$ | lod1 | Normal operation mode ( $\mathrm{fxx}=16 \mathrm{MHz}$ ) |  |  | 22 | 40 | mA |
|  | IdD2 | HALT mode ( $\mathrm{fxx}=16 \mathrm{MHz}$ ) |  |  | 13 | 27 | mA |
|  | IdD3 | IDLE mode ( $\mathrm{fxx}^{\prime}=16 \mathrm{MHz}$ ) |  |  | 1.2 | 4 | mA |
|  | IdD4 | STOP mode (subclock operation: $\mathrm{f}_{\mathrm{x}}=32.768$ kHz , watch timer operation) |  |  | 10 | 70 | $\mu \mathrm{A}$ |
|  |  | STOP mode (subclock stopped, $\mathrm{XT} 1=\mathrm{Vss}$ ) |  |  | 1 | 60 | $\mu \mathrm{A}$ |
| Pull-up resistor | RL | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 10 | 30 | 100 | $\mathrm{k} \Omega$ |

Notes 1. Ports 4,5,6, and 9 (includes alternate function pins)
2. P11, P14, P21, P24, P34, P35, P100 to P107, P110 to P113, P121, P123, P136, P137, P146, P147, P150 to P157, P160 to P163, P165 to P167, P180 to P187, and P190 to P197 (includes alternate function pins)
3. P00 to P07, P10, P12, P13, P15, P20, P22, P23, P25 to P27, P30 to P33, P36, P37, P120, P122, P124 to P127, P130 to P135, P140 to P145, P164, and P170 to P177 (includes alternate function pins)
4. Ports 7 and 8 (includes alternate function pins)

Caution The typical values listed are those when $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$. The current that is consumed at output buffers is not included.
(2) 20 MHz operation
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V} \mathrm{dD}=\mathrm{AV} \mathrm{dD}=\mathrm{BV} \mathrm{dD}=3.1$ to 3.6 V , $\left.\mathrm{Vss}=\mathrm{AVss}=\mathrm{BV} s \mathrm{~s}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{1+1}$ | Pins in Note 1, $\overline{\text { WAIT }}$ |  | $0.7 \mathrm{BV} \mathrm{Vd}^{\text {d }}$ |  | BVDD | V |
|  | $\mathrm{V}_{1+2}$ | Pins in Note 2 |  | 0.7 V do |  | Vdo | V |
|  | Vінз | Pins in Note 3, RESET |  | 0.75 VdD |  | Vdo | V |
|  | $\mathrm{V}_{1+4}$ | Pins in Note 4 |  | 0.7 AV DD |  | AVDD | V |
|  | V $\mathrm{H}_{5}$ | X1 |  | 0.8 V dD |  | Vdo | V |
| Input voltage, low | VIL1 | Pins in Note 1, $\overline{\text { WAIT }}$ |  | BVss |  | $0.3 B V_{\text {dD }}$ | V |
|  | VIL2 | Pins in Note 2 |  | Vss |  | 0.3 VdD | V |
|  | VıL3 | Pins in Note 3, $\overline{\text { RESET }}$ |  | Vss |  | 0.2 VdD | V |
|  | VIL4 | Pins in Note 4 |  | AVss |  | 0.3 AV VD | V |
|  | V ${ }_{\text {H5 }}$ | X1 |  | Vss |  | 0.2 VdD | V |
| Output voltage, high | Vor1 | Note 1, CLKOUT | $\mathrm{IOH}=-3 \mathrm{~mA}$ | 0.8 BV VD |  |  | V |
|  | Vон2 | Notes 2, 3 | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 0.8 V do |  |  | V |
| Output voltage, low | VoL1 | Note 1, CLKOUT | $\mathrm{loL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
|  | VoL2 | Notes 2, 3 (except P10, <br> P12, P20, P22) | $\mathrm{loL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
|  | Vol3 | P10, P12, P20, P22 | $\mathrm{loL}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| Input leakage current, | Іıiн1 | $\begin{aligned} & V_{1}=V_{D D}=A V_{D D}= \\ & B V_{D D} \end{aligned}$ | Other than X 1 |  |  | 5 | $\mu \mathrm{A}$ |
| high | ILIH2 |  | X1 |  |  | 20 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILLL1 | $\mathrm{V}_{1}=0 \mathrm{~V}$ | Other than X1 |  |  | -5 | $\mu \mathrm{A}$ |
|  | ILLL2 |  | X1 |  |  | -20 | $\mu \mathrm{A}$ |
| Output leakage current, high | ILOH | $V_{O}=V_{D D}=A V_{D D}=B V_{D D}$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| Output leakage current, low | ILoL | V o $=0 \mathrm{~V}$ |  |  |  | -5 | $\mu \mathrm{A}$ |
| Supply current | IdD1 | Normal operation mode ( $\mathrm{fxx}=20 \mathrm{MHz}$ ) |  |  | 25 | 45 | mA |
|  | IDD2 | HALT mode ( $\mathrm{fxx}^{\text {= }} 20 \mathrm{MHz}$ ) |  |  | 14 | 30 | mA |
|  | IdD3 | IDLE mode ( $\mathrm{fxx}=20 \mathrm{MHz}$ ) |  |  | 1.4 | 4.5 | mA |
|  | IDD4 | STOP mode (subclock operation: fxt $=$ 32.768 kHz , watch timer operation) |  |  | 10 | 70 | $\mu \mathrm{A}$ |
|  |  | STOP mode (subclock stopped,$\mathrm{XT} 1 \text { = Vss) }$ |  |  | 1 | 60 | $\mu \mathrm{A}$ |
| Pull-up resistor | RL | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 10 | 30 | 100 | k $\Omega$ |

Notes 1. Ports 4, 5, 6, and 9 (includes alternate function pins)
2. P11, P14, P21, P24, P34, P35, P100 to P107, P110 to P113, P121, P123, P136, P137, P146, P147, P150 to P157, P160 to P163, P165 to P167, P180 to P187, and P190 to P197 (includes alternate function pins)
3. P00 to P07, P10, P12, P13, P15, P20, P22, P23, P25 to P27, P30 to P33, P36, P37, P120, P122, P124 to $\mathrm{P} 127, \mathrm{P} 130$ to $\mathrm{P} 135, \mathrm{P} 140$ to $\mathrm{P} 145, \mathrm{P} 164$, and P 170 to P 177 (includes alternate function pins)
4. Ports 7 and 8 (includes alternate function pins)

## Caution The typical values listed are those when $\mathrm{VDD}_{\mathrm{d}}=3.3 \mathrm{~V}$. The current that is consumed at output buffers is not included.

## Data Retention Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=\mathrm{AV} \mathrm{dD}=\mathrm{BV} \mathrm{dD}=2.7$ to $\left.3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{ss}=\mathrm{BV} \mathrm{Ss}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention voltage | Vdodr | STOP mode | 1.8 |  | 3.6 | V |
| Data retention current | IdDDR | Vdodr [V], XT1 = Vss |  | 1 | 60 | $\mu \mathrm{A}$ |
| Supply voltage rise time | trvo |  | 200 |  |  | $\mu \mathrm{s}$ |
| Supply voltage fall time | tfvo |  | 200 |  |  | $\mu \mathrm{s}$ |
| Supply voltage hold time (from STOP mode setting) | thvo |  | 0 |  |  | ms |
| STOP release signal input time | torel |  | 0 |  |  | ms |
| Data retention high-level input voltage | VIHDR | All input ports | $\mathrm{V}_{\mathrm{H}}$ |  | Vdodr | V |
| Data retention low-level input voltage | VILDR | All input ports | 0 |  | VILn | V |

Remark $\mathrm{n}=1$ to 5
$\star$


Cautions 1. Be sure to shift to and return from STOP mode when Vdo is 2.7 V or higher (when $\mathrm{F}_{\mathrm{Xx}}=16$ MHz ) and $\mathrm{V}_{\mathrm{dd}}=3.1 \mathrm{~V}$ or higher (when $\mathrm{Fxx}^{2}=20 \mathrm{MHz}$ ).
2. $V_{d D}=2.7 \mathrm{~V}$ is the lowest operation voltage (when $F_{x x}=16 \mathrm{MHz}$ ) of the V850/SV1.

AC Characteristics

AC test input measurement points (Vdd, BVdd, AVdd)

$A C$ test output measurement points (BVDD)


## Load conditions



Caution If the load capacitance exceeds 50 pF due to the circuit configuration, bring the load capacitance of the device to 50 pF or less by inserting a buffer or by some other means.

## $\star$ Clock Timing

(1) 16 MHz operation


| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X1 input cycle | tcyx | <1> |  | 62.5 | 250 | ns |
| X1 input high-level width | twxh | <2> |  | 28.2 |  | ns |
| X1 input low-level width | twxL | <3> |  | 31.2 |  | ns |
| X1 input rise time | txR | <4> |  |  | $0.5(<1>-<2>-<3>)$ | ns |
| X1 input fall time | txF | <5> |  |  | $0.5(<1>-<2>-<3>)$ | ns |
| CLKOUT output cycle | tcyk | <6> |  | 62.5 ns | $2 \mu \mathrm{~s}$ |  |
| CLKOUT high-level width | twKH | <7> |  | 0.4tcүк-10 |  | ns |
| CLKOUT low-level width | twKL | <8> |  | 0.4tcүк-10 |  | ns |
| CLKOUT rise time | tkR | <9> |  |  | 10 | ns |
| CLKOUT fall time | tkf | <10> |  |  | 10 | ns |

Remark $\mathrm{T}=\mathrm{tcyk}$
(2) 20 MHz operation


| ParameterX1 input cycle | Symbol |  | Conditions | $\frac{\mathrm{MIN} .}{50.0}$ | $\frac{\text { MAX. }}{250}$ | Unit ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | tcrx | <1> |  |  |  |  |
| X1 input high-level width | twxh | <2> |  | 22.5 |  | ns |
| X1 input low-level width | twxL | <3> |  | 22.5 |  | ns |
| X 1 input rise time | txR | <4> |  |  | $0.5(<1>-<2>-<3>)$ | ns |
| X1 input fall time | txF | <5> |  |  | 0.5 (<1>-<2>-<3>) | ns |
| CLKOUT output cycle | tcrk | <6> |  | 50 ns | $2 \mu \mathrm{~s}$ |  |
| CLKOUT high-level width | twKH | <7> |  | 0.4tcyk - 10 |  | ns |
| CLKOUT low-level width | twKL | <8> |  | 0.4tcyk - 10 |  | ns |
| CLKOUT rise time | tkR | <9> |  |  | 10 | ns |
| CLKOUT fall time | tkF | <10> |  |  | 10 | ns |

## Clock Timing



Output Timing of Pins Other Than CLKOUT, P4, P5, P6, and P9


| Parameter | Symbol | Conditions | MIN. | MAX. | Unit |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output rise time | tor | $<11>$ |  |  | 20 | ns |
| Output fall time | tof | $<12>$ |  |  | 20 | ns |



## Bus Timing (CLKOUT Asynchronous)

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=\mathrm{AV} \mathrm{dD}=\mathrm{BV} \mathrm{dD}=2.7$ to $\left.3.6 \mathrm{~V}, \mathrm{Vss}=\mathrm{AVss}=\mathrm{BV} \mathrm{ss}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)$

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup time (to ASTB $\downarrow$ ) | tsast | <13> |  | 0.5T-20 |  | ns |
| Address hold time (from ASTB $\downarrow$ ) | thsta | <14> |  | 0.5T-15 |  | ns |
| Address float delay time from DSTB $\downarrow$ | trdA | <15> |  |  | 2 | ns |
| Data input setup time from address | tsaid | <16> |  |  | $(2+n) T-30$ | ns |
| Data input setup time from DSTB $\downarrow$ | tsdid | <17> |  |  | $(1+n) T-30$ | ns |
| Delay time from $\overline{\text { ASTB }} \downarrow$ to DSTB $\downarrow$ | tostd | <18> |  | 0.5T-15 |  | ns |
| Data input hold time (from $\overline{\text { DSTB }} \uparrow$ ) | thdid | <19> |  | 0 |  | ns |
| Address output time from DSTB $\uparrow$ | toda | <20> |  | $(1+i) T-15$ |  | ns |
| Delay time from DSTB $\uparrow \overline{\text { ASTB }} \uparrow$ | todst1 | <21> |  | 0.5T-15 |  | ns |
| Delay time from $\overline{\text { DSTB }} \uparrow$ to ASTB $\downarrow$ | todst2 | <22> |  | $(1.5+i) T-15$ |  | ns |
| $\overline{\text { DSTB }}$ low-level width | twDL | <23> |  | $(1+n) T-15$ |  | ns |
| ASTB high-level width | twsth | <24> |  | T-15 |  | ns |
| Data output time from $\overline{\text { DSTB }} \downarrow$ | todod | <25> |  |  | 15 | ns |
| Data output setup time (to $\overline{\mathrm{DSTB}} \uparrow$ ) | tsodd | <26> |  | $(1+n) T-20$ |  | ns |
| Data output hold time (from $\overline{\text { DSTB }} \uparrow$ ) | thdod | <27> |  | T-15 |  | ns |
| $\overline{\text { WAIT }}$ setup time (to address) | tsawt1 | <28> | $n \geq 1$ |  | $1.5 \mathrm{~T}-30$ | ns |
|  | tsawt2 | <29> |  |  | $(1+n) T-30$ | ns |
| WAIT hold time (from address) | thawt1 | <30> | $n \geq 1$ | $(0.5+n) T$ |  | ns |
|  | thawt2 | <31> |  | $(1.5+n) T$ |  | ns |
| $\overline{\text { WAIT }}$ setup time (to ASTB $\downarrow$ ) | tsstwT1 | <32> | $n \geq 1$ |  | T-25 | ns |
|  | tsstwT2 | <33> |  |  | $(1+n) T-25$ | ns |
| $\overline{\text { WAIT }}$ hold time (from ASTB $\downarrow$ ) | thstwt1 | <34> | $n \geq 1$ | $\mathrm{nT}+5$ |  | ns |
|  | thstwt2 | <35> |  | $(1+n) T+5$ |  | ns |
| HLDRQ high-level width | twhar | <36> |  | T+10 |  | ns |
| $\overline{\text { HLDAK }}$ low-level width | twhal | <37> |  | T-15 |  | ns |
| Bus output delay time from $\overline{\text { HLDAK }} \uparrow$ | tohac | <38> |  | 0 |  | ns |
| Delay time from $\overline{\mathrm{HLDRQ}} \downarrow$ to $\overline{\mathrm{HLDAK}} \downarrow$ | tDHQHA1 | <39> |  |  | $(2 n+7.5) T+25$ | ns |
| Delay time from $\overline{\mathrm{HLDRQ}} \uparrow$ to $\overline{\mathrm{HLDAK}} \uparrow$ | tDHQHA2 | <40> |  | 0.5T | $1.5 \mathrm{~T}+25$ | ns |

Remarks 1. $T=1 / f c P u$ (fcpu: CPU operating clock frequency)
2. n : Number of wait clocks inserted in the bus cycle.

The sampling timing changes when a programmable wait is inserted.
3. i: Number of idle states inserted after the read cycle (0 or 1 ).
4. The specifications described above are the values of when a clock with a duty ratio of $1: 1$ is input from X1.

## Bus Timing (CLKOUT Synchronous)

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dd}}=\mathrm{AV} \mathrm{dD}=\mathrm{BV} \mathrm{dd}=2.7$ to $\left.3.6 \mathrm{~V}, \mathrm{Vss}=A V \mathrm{ss}=\mathrm{BV} \mathrm{ss}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)$

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address delay time from CLKOUT $\uparrow$ | toka | <41> |  | 0 | 19 | ns |
| Address float delay time from CLKOUT $\uparrow$ | tFKA | <42> |  | -12 | 7 | ns |
| Delay time from CLKOUT $\downarrow$ to ASTB $\downarrow$ | tokst | <43> |  | -12 | 7 | ns |
| Delay time from CLKOUT $\uparrow$ to $\overline{\mathrm{DSTB}} \uparrow$ | tokd | <44> |  | -5 | 14 | ns |
| Data input setup time (to CLKOUT $\uparrow$ ) | tsidk | <45> |  | 15 |  | ns |
| Data input hold time (from CLKOUT $\uparrow$ ) | thkid | <46> |  | 5 |  | ns |
| Data output delay time from CLKOUT $\uparrow$ | tokod | <47> |  |  | 19 | ns |
| $\overline{\text { WAIT }}$ setup time (to CLKOUT $\downarrow$ ) | tswtk | <48> |  | 15 |  | ns |
| $\overline{\text { WAIT }}$ hold time (from CLKOUT $\downarrow$ ) | thkwt | <49> |  | 5 |  | ns |
| $\overline{\mathrm{HLDRQ}}$ setup time (to CLKOUT $\downarrow$ ) | tshak | <50> |  | 15 |  | ns |
| $\overline{\text { HLDRQ }}$ hold time (from CLKOUT $\downarrow$ ) | tHKHQ | <51> |  | 5 |  | ns |
| Float delay time from CLKOUT $\uparrow$ | tokf | <52> |  |  | 19 | ns |
| Delay time from CLKOUT $\uparrow$ to $\overline{\text { HLDAK }}$ | tokha | <53> |  |  | 19 | ns |

Remark The specifications described above are the values of when a clock with a duty ratio of $1: 1$ is input from X 1 .

## Read Cycle (CLKOUT Synchronous/Asynchronous, 1 Wait)



Note R/ $\bar{W}$ (output), $\overline{\text { UBEN }}$ (output), $\overline{\text { LBEN }}$ (output)
Remark $\overline{\mathrm{WRL}}$ and $\overline{\mathrm{WRH}}$ are high level.

Write Cycle (CLKOUT Synchronous/Asynchronous, 1 Wait)


Note R/ $\overline{\mathrm{W}}$ (output), $\overline{\mathrm{UBEN}}$ (output), $\overline{\mathrm{LBEN}}$ (output)
Remark $\overline{\mathrm{RD}}$ is high level.

## Bus Hold



Reset/Interrupt Timing ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=\mathrm{AV} \mathrm{DD}=\mathrm{BV} \mathrm{DD}=2.7$ to 3.6 V , $\mathrm{Vss}=\mathrm{AVss}=\mathrm{BVss}=0 \mathrm{~V}$, $C_{L}=50 \mathrm{pF}$ )

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RESET }}$ high-level width | twRSH | <54> |  | 500 |  | ns |
| $\overline{\text { RESET }}$ low-level width | twrsL | <55> |  | 500 |  | ns |
| NMI high-level width | twnir | <56> |  | 500 |  | ns |
| NMI low-level width | twnil | <57> |  | 500 |  | ns |
| INTPn high-level width | twith | <58> | $\mathrm{n}=0$ to 3 , analog noise elimination | 500 |  | ns |
|  |  |  | $n=4,5$, digital noise elimination | $3 T+20$ |  | ns |
|  |  |  | $n=6$, digital noise elimination | $3 \mathrm{Tsmp}+20$ |  | ns |
| INTPn low-level width | twitl | <59> | $\mathrm{n}=0$ to 3 , analog noise elimination | 500 |  | ns |
|  |  |  | $\mathrm{n}=4,5$, digital noise elimination | $3 T+20$ |  | ns |
|  |  |  | $n=6$, digital noise elimination | $3 \mathrm{Tsmp}+20$ |  | ns |

Remarks 1. $T=1 / f x x$
2. Tsmp $=$ Noise elimination sampling clock frequency

## Reset



## Interrupt



TIn Input Timing


| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIOn0, TIOn1 ( $\mathrm{n}=00,01$ ) high-level width | tтiн | <60> |  | $2 T_{\text {sam }}+20^{\text {Note }}$ |  | ns |
| $\operatorname{Tln}(\mathrm{n}=2$ to $7,10,11$ ) high-level width |  |  |  | $3 \mathrm{~T}+20$ |  | ns |
| TIOn0, TIOn1 ( $\mathrm{n}=00,01$ ) low-level width | ttil | <61> |  | $2 T_{\text {sam }}+20^{\text {Note }}$ |  | ns |
| TIn ( $\mathrm{n}=2$ to $7,10,11$ ) low-level width |  |  |  | $3 \mathrm{~T}+20$ |  | ns |

Note $T_{\text {sam }}$ can be selected by setting bits PRMn2 to PRMn0 of prescaler mode registers $\mathrm{n} 0, \mathrm{n} 1$ (PRMn0, PRMn1) ( $\mathrm{n}=0,1$ ).

TM0 (PRM00, PRM01 registers): $\mathrm{T}_{\text {sam }}=2 \mathrm{~T}, 4 \mathrm{~T}, 16 \mathrm{~T}, 64 \mathrm{~T}, 256 \mathrm{~T}, 1 /$ INTWTN period
TM1 (PRM10, PRM11 registers): $\mathrm{T}_{\text {sam }}=2 \mathrm{~T}, 4 \mathrm{~T}, 16 \mathrm{~T}, 32 \mathrm{~T}, 128 \mathrm{~T}, 256 \mathrm{~T}$
However, when the $\mathrm{T} I 0 \mathrm{n} 0$ valid edge is selected as the count clock, $\mathrm{T}_{\text {sam }}=2 \mathrm{~T}(\mathrm{n}=0,1)$.

Remark T: 1/fxx

TIn (input)


Remark $\mathrm{n}=000,001,010,011,10,11,2$ to 7

## 3-Wire SIO Timing

(1) Master mode ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{AVdD}=\mathrm{BV} \mathrm{DD}=2.7$ to $\left.3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AVss}=\mathrm{BVss}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)$

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCKn }}$ cycle time | $\mathrm{tkcy1}$ | <62> |  | 400 |  | ns |
| $\overline{\text { SCKn }}$ high-level width | tKH1 | <63> |  | 140 |  | ns |
| $\overline{\text { SCKn }}$ low-level width | tKL1 | <64> |  | 140 |  | ns |
| SIn setup time (to $\overline{\text { SCKn }} \uparrow$ ) | tsıK1 | <65> |  | 50 |  | ns |
| SIn hold time (from $\overline{\text { SCKn }} \downarrow$ ) | tкsı11 | <66> |  | 50 |  | ns |
| SOn output delay time from $\overline{\text { SCKn }} \downarrow$ | tksO1 | <67> |  |  | 60 | ns |

Remark $\mathrm{n}=0$ to 3


| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCKn }}$ cycle time | tKCY2 | <62> |  | 400 |  | ns |
| $\overline{\text { SCKn }}$ high-level width | tKH2 | <63> |  | 180 |  | ns |
| $\overline{\text { SCKn }}$ low-level width | tKL2 | <64> |  | 180 |  | ns |
| SIn setup time (to $\overline{\text { SCKn }} \uparrow$ ) | tsıK2 | <65> |  | 50 |  | ns |
| SIn hold time (from $\overline{\text { SCKn }} \downarrow$ ) | tksı2 | <66> |  | 50 |  | ns |
| SOn output delay time from $\overline{\text { SCKn }} \downarrow$ | tksO2 | <67> |  |  | 60 | ns |

Remark $\mathrm{n}=0$ to 3


Remark $\mathrm{n}=0$ to 3

## 3-Wire Variable-Length CSI Timing



| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK4 }}$ cycle time | tkcy1 | <68> |  | 400 |  | ns |
| $\overline{\text { SCK4 }}$ high-level width | tKH1 | <69> |  | 140 |  | ns |
| $\overline{\text { SCK4 }}$ low-level width | tKL1 | <70> |  | 140 |  | ns |
| SI4 setup time (to $\overline{\mathrm{SCK}}$ ¢ $\uparrow$ ) | tsıK1 | <71> |  | 50 |  | ns |
| SI4 hold time (from $\overline{\text { SCK4 }} \uparrow$ ) | tKSI1 | <72> |  | 50 |  | ns |
| SO4 output delay time from $\overline{\text { SCK4 }} \downarrow$ | tkso1 | <73> |  |  | 60 | ns |



| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK4 }}$ cycle time | tkcy2 | <68> |  | 400 |  | ns |
| $\overline{\text { SCK4 }}$ high-level width | tKH2 | <69> |  | 180 |  | ns |
| $\overline{\text { SCK4 }}$ low-level width | tkL2 | <70> |  | 180 |  | ns |
| SI4 setup time (to $\overline{\text { SCK4 }} \uparrow$ ) | tsıK2 | <71> |  | 50 |  | ns |
| SI4 hold time (from $\overline{\text { SCK4 }} \uparrow$ ) | tKsı2 | <72> |  | 50 |  | ns |
| SO4 output delay time from $\overline{\text { SCK } 4} \downarrow$ | tkso2 | <73> |  |  | 60 | ns |



## UART Timing

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=\mathrm{AV} \mathrm{dD}=\mathrm{BV} \mathrm{dD}=2.7$ to $\left.3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Ss}=\mathrm{BV} \mathrm{ss}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)$

| Parameter | Symbol |  | Conditions | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASCKn cycle time | tkcy13 | <74> |  | 200 |  | ns |
| ASCKn high-level width | tKH13 | <75> |  | 80 |  | ns |
| ASCKn low-level width | tKL13 | <76> |  | 80 |  | $n s$ |

Remark $\mathrm{n}=0,1$

ASCKn (input)


Remark $\mathrm{n}=0,1$
$I^{2}$ C Bus Mode (Only for $\mu$ PD703038Y, 703039Y, 703040Y, and 703041Y)


| Parameter |  | Symbol |  | Standard Mode |  | High-Speed Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| SCLn clock frequency |  |  |  | fclk |  | 0 | 100 | 0 | 400 | kHz |
| Bus free time (between stop and start conditions) |  | tbuF | <77> | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| Hold time ${ }^{\text {Note } 1}$ |  | thD : STA | <78> | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| SCLn clock low-level width |  | tıow | <79> | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| SCLn clock high-level width |  | thigh | <80> | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Setup time of start/restart conditions |  | tsu : STA | <81> | 4.7 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Data hold time | CBUS-compatible master | thD : DAT | <82> | 5.0 |  |  |  | $\mu \mathrm{s}$ |
|  | $\mathrm{I}^{2} \mathrm{C}$ bus mode |  |  | $0^{\text {Note } 2}$ |  | $0^{\text {Note } 2}$ | $0.9{ }^{\text {Note } 3}$ | $\mu \mathrm{s}$ |
| Data setup time |  | tsu : DAT | <83> | 250 |  | $100^{\text {Note } 4}$ |  | ns |
| Rise time of SDAn and SCLn signals |  | $\mathrm{tR}_{R}$ | <84> |  | 1000 | $20+0.1 \mathrm{Cb}^{\text {Note } 5}$ | 300 | ns |
| Fall time of SDAn and SCLn signals |  | tF | <85> |  | 300 | $20+0.1 \mathrm{Cb}^{\text {Note } 5}$ | 300 | ns |
| Setup time of stop condition |  | tsu : sto | <86> | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Pulse width of spike suppressed by input filter |  | tsp | <87> |  |  | 0 | 50 | ns |
| Load capacitance of bus lines |  | Cb |  |  | 400 |  | 400 | pF |

Notes 1. The first clock pulse in the start condition is generated after the hold time.
2. The system must internally provide at least 300 ns hold time for the SDAn signal (at ViHmin. of the SCLn signal) in order to fill the undefined area that appears at the SCLn falling edge.
3. If the system does not extend the low hold time (tlow), only the maximum data hold time (tho: dat) needs to be satisfied.
4. The high-speed $I^{2} \mathrm{C}$ bus is available in a standard mode $\mathrm{I}^{2} \mathrm{C}$ bus system. In this case, the following conditions should be satisfied.

- When the system does not extend the low-state hold time of the SCLn signal
tsu: DAT $\geq 250 \mathrm{~ns}$
- When the system extends the low-state hold time of the SCLn signal Send the next data bit to the SDAn line before the SCLn line is released (trmax. + tsu: DAT $=1000+$ $250=1250 \mathrm{~ns}$ : Standard mode $\mathrm{I}^{2} \mathrm{C}$ bus specification).

5. Cb: Total capacitance of one bus line (Unit: pF)

Remarks 1. $N=0,1$
2. The maximum operating frequency of $I^{2} C$ is $f x x=17 \mathrm{MHz}$. However, when $16 \mathrm{MHz}<\mathrm{fxx} \leq 17 \mathrm{MHz}$, use a system with Vdd $=3.1 \mathrm{~V}$ to 3.6 V .
$I^{2} \mathrm{C}$ Bus Mode (Only for $\mu \mathrm{PD} 703039 \mathrm{Y}, 703040 \mathrm{Y}$, and 703041Y)



| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | 10 | 10 | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ |  |  |  |  | $\pm 0.8$ | \%FSR |
| Conversion time | tconv |  | 5 |  | 100 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Note } 1}$ |  |  |  |  | $\pm 0.4$ | \%FSR |
| Full-scale error ${ }^{\text {Note } 1}$ |  |  |  |  | $\pm 0.4$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 2}$ |  |  |  |  | $\pm 4.0$ | LSB |
| Differential linearity error ${ }^{\text {Note } 2}$ |  |  |  |  | $\pm 4.0$ | LSB |
| Analog reference voltage | AV ${ }_{\text {Ref }}$ | $A V_{\text {ref }}=A V_{\text {do }}$ | 2.7 |  | 3.6 | V |
| Analog input voltage | Vian |  | AVss |  | AVref | V |
| AV ${ }_{\text {ref }}$ current | Alref |  |  | 360 | 500 | $\mu \mathrm{A}$ |
| Supply current | Aldo | In normal operation mode |  | 1 | 3 | mA |
|  | Aldos | In STOP mode |  | 1 | 10 | $\mu \mathrm{A}$ |

Notes 1. Excluding quantization error $( \pm 0.05 \% \mathrm{FSR})$
2. Excluding quantization error $( \pm 0.5 \mathrm{LSB})$

Remark LSB: Least Significant Bit
FSR: Full Scale Range

## 3. PACKAGE DRAWING

176-PIN PLASTIC LQFP (FINE PITCH) ( $24 \times 24$ )


## NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $26.0 \pm 0.2$ |
| B | $24.0 \pm 0.2$ |
| C | $24.0 \pm 0.2$ |
| D | $26.0 \pm 0.2$ |
| F | 1.25 |
| G | 1.25 |
| H | $0.22 \pm 0.05$ |
| I | 0.08 |
| J | 0.5 (T.P.) |
| K | $1.0 \pm 0.2$ |
| L | 0.5 |
| M | $0.17_{-0.0}^{+0.03}$ |
| N | 0.08 |
| P | 1.4 |
| Q | $0.1 \pm 0.05$ |
| $R$ | $3_{-3}^{\circ+4^{\circ}}$ |
| S | $1.5 \pm 0.1$ |
|  | S176GM-50-UEU |



| ITEM | MILLIMETERS |
| :---: | :--- |
| D | $13.00 \pm 0.10$ |
| E | $13.00 \pm 0.10$ |
| w | 0.2 |
| A | $1.48 \pm 0.10$ |
| A 1 | $0.35 \pm 0.06$ |
| A 2 | 1.13 |
| e | 0.80 |
| b | $0.50 \pm 0.05$ |
| x | 0.08 |
| y | 0.10 |
| y 1 | 0.20 |
| ZD | 0.90 |
| ZE | 0.90 |
|  | P180F1-80-EN2 |

## 4. RECOMMENDED SOLDERING CONDITIONS

The $\mu$ PD703038, 703038Y, 703039, 703039Y, 703040, 703040Y, 703041, and 703041Y should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, consult an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 4-1. Surface Mounting Type Soldering Conditions(1/2)
(a) $\mu$ PD703039GM- $-x \times-$ UEU: $\quad$ 176-pin plastic LQFP (fine pitch) $(24 \times 24)$
$\star \quad \mu$ PD703039YGM- $\times \times x-$ UEU: $\quad$ 176-pin plastic LQFP (fine pitch) $(24 \times 24)$
$\mu$ PD703040GM- $\times \times \times$-UEU: $\quad$ 176-pin plastic LQFP (fine pitch) $(24 \times 24)$
$\star \quad \mu$ PD703040YGM- $x \times x-$ UEU: $\quad$ 176-pin plastic LQFP (fine pitch) $(24 \times 24)$
$\star \quad \mu$ PD703041GM- $\times x \times-$ UEU: $\quad$ 176-pin plastic LQFP (fine pitch) $(24 \times 24)$
$\star \quad \mu$ PD703041YGM- $\times \times \times-$ UEU: $\quad$ 176-pin plastic LQFP (fine pitch) $(24 \times 24)$

| Soldering Method | Soldering Conditions | Recommended <br> Condition Symbol |
| :--- | :--- | :--- | :--- |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 sec. max. (at $210^{\circ} \mathrm{C}$ or higher), <br> Count: Twice or less, Exposure limit: 3 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 10 <br> hours) | IR35-103-2 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 sec. max. (at $200^{\circ} \mathrm{C}$ or higher), <br> Count: Twice or less, Exposure limit: 3 days ${ }^{\text {Note (after that, prebake at } 125^{\circ} \mathrm{C} \text { for } 10}$ <br> hours) | VP15-103-2 |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 sec. max. (per pin row) | - |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \%$ RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).
(b) $\mu$ PD703038F1-××x-EN2: $\quad 180$-pin plastic FBGA $(13 \times 13)$
$\mu$ PD703038YF1- $\times \times \times$-EN2: $\quad$ 180-pin plastic FBGA $(13 \times 13)$
$\mu$ PD703039F1- $\Varangle \times \times$-EN2: $\quad$ 180-pin plastic FBGA $(13 \times 13)$
$\mu$ PD703039YF1-×XX-EN2: $\quad$ 180-pin plastic FBGA $(13 \times 13)$
$\mu$ PD703040F1- $\times \times \times-E N 2: \quad$ 180-pin plastic FBGA $(13 \times 13)$
$\mu$ PD703040YF1- $\times \times \times-E N 2: \quad$ 180-pin plastic FBGA $(13 \times 13)$

| Soldering Method | Soldering Conditions | Recommended <br> Condition Symbol |
| :--- | :--- | :--- | :--- |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 sec. max. (at $210^{\circ} \mathrm{C}$ or higher), <br> Count: Twice or less, Exposure limit: 7 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 10 <br> hours) | IR35-107-2 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 25 to 40 sec. (at $200^{\circ} \mathrm{C}$ or higher), <br> Count: Twice or less, Exposure limit: 7 days $^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 10 <br> hours) | VP15-107-2 |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \%$ RH or less for the allowable storage period.

## Caution Do not use different soldering methods together (except for partial heating).

Table 4-1. Surface Mounting Type Soldering Conditions(2/2)
$\star \quad$ (c) $\mu$ PD703039GM- $\times \times \times-$ UEU-A: $\quad$ 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ $\mu$ PD703039YGM- $\times \times \times$-UEU-A: 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ $\mu$ PD703040GM- $\times \times \times-$ UEU-A: $\quad 176$-pin plastic LQFP (fine pitch) $(24 \times 24)$ $\mu$ PD703040YGM- $\times \times \times$-UEU-A: 176-pin plastic LQFP (fine pitch) $(24 \times 24)$ $\mu$ PD703041GM- $\times \times \times-$ UEU-A: $\quad 176$-pin plastic LQFP (fine pitch) $(24 \times 24)$ $\mu$ PD703041YGM- $\times \times \times$-UEU-A: 176-pin plastic LQFP (fine pitch) ( $\mathbf{2 4} \times \mathbf{2 4}$ )

| Soldering Method | Soldering Conditions | Recommended <br> Condition Symbol |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $260^{\circ} \mathrm{C}$, Time: 60 seconds max. (at $220^{\circ} \mathrm{C}$ or higher), <br> Count: Three times or less, <br> Exposure limit: 7 days $^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 20 to 72 hours) | IR60-207-3 |
| Partial heating | Pin temperature: $350^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per pin row) | - |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \% \mathrm{RH}$ or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remark Products with -A at the end of the part number are lead-free products.
(d) $\mu$ PD703038F1- $x \times x-E N 2-A: \quad 180$-pin plastic FBGA $(13 \times 13)$
$\mu$ PD703038YF1- $\times \times \times$-EN2-A: $\quad$ 180-pin plastic FBGA $(13 \times 13)$
$\mu$ PD703039F1- $\times \times \times-E N 2-A: \quad$ 180-pin plastic FBGA $(13 \times 13)$
$\mu$ PD703039YF1-XXX-EN2-A: $\quad 180-$ pin plastic FBGA $(13 \times 13)$
$\mu$ PD703040F1- $\times \times \times-E N 2-A: \quad$ 180-pin plastic FBGA $(13 \times 13)$
$\mu$ PD703040YF1-×XX-EN2-A: $\quad 180$-pin plastic FBGA $(13 \times 13)$

| Soldering Method | Soldering Conditions | Recommended <br> Condition Symbol |
| :--- | :--- | :--- |
| Infrared reflow | Package peak temperature: $260^{\circ} \mathrm{C}$, Time: 60 seconds max. (at $220^{\circ} \mathrm{C}$ or higher), <br> Count: Three times or less, <br> Exposure limit: 3 days $^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 20 to 72 hours) | IR60-203-3 |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \% \mathrm{RH}$ or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remark Products with -A at the end of the part number are lead-free products.

## NOTES FOR CMOS DEVICES

## (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $\mathrm{V}_{\mathrm{IL}}$ (MAX) and $\mathrm{V}_{\mathrm{IH}}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).

## (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

## (3) PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

## (4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

## (5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.
The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

## (6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

## [GLOBAL SUPPORT]

http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH
Santa Clara, California
Tel: 408-588-6000
800-366-9782 Duesseldorf, Germany Tel: 0211-65030

- Sucursal en España Madrid, Spain Tel: 091-504 2787
- Succursale Française Vélizy-Villacoublay, France
Tel: 01-30-675800
- Filiale Italiana

Milano, Italy
Tel: 02-66 7541

- Branch The Netherlands

Eindhoven, The Netherlands
Tel: 040-26540 10

- Tyskland Filial

Taeby, Sweden
Tel: 08-63 87200

- United Kingdom Branch

Milton Keynes, UK
Tel: 01908-691-133

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318

NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-558-3737
NEC Electronics Shanghai Ltd.
Shanghai, P.R. China
Tel: 021-5888-5400
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore Tel: 6253-8311

## Reference document Electrical Characteristics for Microcomputer (U15170J) N

Note This document number is that of the Japanese version.
The documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of August, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

## (Note)

(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).


[^0]:    The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
    Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

