RENESAS

ZSC31050 Functional Description

Contents

 1.1. General Description 1.2. CMC Description 1.3. General Working Modes 4.2.4 and the state of the state of	5 5 5
1.3. General Working Modes	5
	5
1.3.1. Normal Operation Mode (NOM)	6
1.3.2. Command Mode (CM)	
1.3.3. Digital Serial Interface	6
1.3.4. Error Codes	6
2 Signal Conditioning	8
2.1. AD Conversion	8
2.2. Correction Formula for Measurand (e.g., Pressure Input Signal)	9
2.3. Correction Formula for Temperature	10
2.4. Limiting the Output	10
3 Outputs	11
3.1. General Description	11
3.2. PWM Output	12
3.2.1. Alarm Tasks	
3.2.2. Alarm Outputs and Processing Tasks	14
3.2.3. Alarm Configuration	
3.2.4. Window Mode	14
3.3. Digital Readout	15
4 Serial Digital Interface	16
4.1. General Description	
4.2. I ² C [™] Protocol	17
4.3. Digital One Wire Interface (OWI)	
4.3.1. Properties and Parameters	
4.3.2. Initializing OWI Communication	
4.3.3. OWI Protocol	
4.3.4. Using the OWI-Interface	
4.3.5. Using OWI with the ZSC31050 Evaluation Kit and its Software	
4.4. Synchronous Serial Peripheral Interface (SPI) Introduction	
4.4.1. SPI Clock Phase and Polarity Controls	
4.4.2. SPI Pin Signals	
4.4.3. Beginning and Ending SPI Transfers	
4.4.4. Transfer Beginning Period (Initiation Delay)	
4.4.5. Transfer Ending Period	
4.4.6. SPI Interface Parameters	

			Commands	
5	EEP	ROM and F	RAM	33
	5.1.	Programm	ning the EEPROM	33
	5.2.	EEPROM	and RAM Contents	33
	5.3.	EEPROM	and RAM Configuration Words	35
	5.4.	EEPROM	Signature	41
6	Tem	perature Se	ensor Adaption and CMV Measurement	42
	6.1.	Sensor Br	idge in Voltage Mode	42
		6.1.1. I	nternal and External Diode	42
		6.1.2. I	External Resistor	43
		6.1.3.	Conversion Result and Sensitivity Calculation	44
	6.2.	Sensor Br	idge in Current Mode	45
		6.2.1. E	Bridge Signal Measurements	46
		6.2.2.	Temperature Measurement	46
	6.3.	TEMP2 M	leasurements	47
		6.3.1. I	nternal, External Diode and Resistor Mode	47
		6.3.2. I	External Voltage Mode (also called IN3-Measurement)	47
	6.4.	CMV Mea	surement	48
7	Addi	tional Built-	In Features	49
	7.1.	Internal S	upply Regulator using an external FET	49
	7.2.	External C	Clock Input Option	49
	7.3.	Clock Fre	quency Measurement and Adjust	50
8	Rela	ted Docum	ents	50
9	Glos	sary		51
10	Revi	sion History	у	52

List of Figures

Figure 1.1	Modes of Digital Serial Interface	5
	Possible Frequency Supply for PWM Output	
Figure 4.1	Possible Communication Configuration	17
Figure 4.2	Principles of I ² C [™] Protocol Actions	18
Figure 4.3	I ² C [™] – Write Operation	19
Figure 4.4	I ² C [™] – Read Operation – Data Request	20
Figure 4.5	I ² C TM – Timing Protocol	20
	Block Schematic of the OWI connection	
Figure 4.7	OWI – Write Operation	23
Figure 4.8	OWI – Read Operation - Data Request	24
Figure 4.9	OWI – Timing Protocol	24
Figure 4.10		
Figure 4.11	SPI Transfer Format When CPHA Equals One – Principle Transfer Illustration	26

RENESAS

Figure 4.12	Delay from Write SPDR to Transfer Start (Master)	28
Figure 4.13	Transfer Ending for an SPI Master	29
Figure 4.14	Transfer Ending for an SPI Slave	29
Figure 5.1 Source-(Code Signature Generation	
	ture Measurement with External Resistor (PTC)	
Figure 6.2 Bridge C	urrent Mode Application	45

List of Tables

Table 1.1	Error Codes	6
Table 3.1	Accessibility of Outputs	.11
Table 3.2	Available Combinations of Outputs (x = either 0 or 1)	.11
Table 3.3	Available Frequencies of PWM Output	.13
Table 3.4	Alarm Parameter Calculation	.14
Table 4.1	Timing I ² C™ Protocol	.21
Table 4.2	OWI Interface Parameters – Worst Case Parameterization	.22
Table 4.3	OWI Timing Protocol	.24
Table 4.4	Timing SPI Protocol	.30
Table 4.5	Restricted Command Set for Serial Digital Interface – Commands are always valid	.30
Table 4.6	Additional Command Set for Serial Digital Interface	.32
Table 5.1	EEPROM & RAM Contents	.34
Table 5.2	Configuration Word CFGCYC	.35
Table 5.3	Configuration Word CFGSIF	.36
Table 5.4	Configuration Word CFGAPP	.36
Table 5.5	Configuration Word CFGAFE	.38
Table 5.6	Configuration Word CFGTMP	.39
Table 5.7	Configuration Word CFGOUT	.40
Table 5.8	Configuration Word ADJREF	.41
Table 6.1	Configuration of Temperature Measurement	.42
Table 6.2	Input Signal Range VIN_DIFF_T Using an External Diode (to VSS) and VDDA = 5V	.43
Table 6.3	Input Signal Range VIN_DIFF_T Using an External Diode (to VSS) and VDDA = 4V	.43
Table 6.4	Input Signal Range VIN_DIFF_T Using an External Diode (to VSS) and VDDA = 3V	.43
Table 6.5	Valid Input Signal Range (VIN_DIFF_T / VDDA) using External Resistor Mode	.44
Table 6.6	Gain Calculation Parameter	.44
Table 6.7	IN3 Input Signal Range Depending on Mode and Gain	.47
Table 7.1	External Clock Specification	.49

1 Control Logic

1.1. General Description

The control logic of the ZSC31050 consists of the Calibration Microcontroller (CMC) and the modules control logic of the analog-to-digital converter (ADC), control logic of the digital ports, PWM and serial digital interface (SIF). The configuration of the various modes of the device is done by programming the EEPROM.

The CMC controls the measurement cycle and performs the calculations for sensor signal conditioning. This eliminates the gain deviation, the offset, the temperature deviation, and the non-linearity of the pre-amplified and A/D-converted sensor signal.

The communication of the ZSC31050 with an external microcontroller especially for calibration purposes is done via a serial digital interface. Communication protocols according to ${}^{12}C^{11}$ and SPI standard are supported. Additionally a one-wire interface is implemented. These serial interfaces are used for the calibration of the sensor system consisting of a sensor transducer and ZSC31050.

Furthermore the serial interface makes available the read out of the results of sensor signal conditioning as digital values during the calibration or during the Normal Operation Mode (NOM) for processing by an external microcontroller. The internal processing of received interface commands is done by the CMC. As a result, the measurement cycle is interrupted if a command is received. Only the read out of data is controlled by the serial interface itself and does not interrupt the CMC.

The controller of the A/D-conversion is started by the CMC. It generates a clock for the ADC (switched capacitor technique) and the chopper clock for the analog front-end and executes a continuous measurement cycle. The result of the A/D-conversion is a counter value, which is read and processed after a synchronization signal that is generated after every measurement. The processing of the conditioning calculation by the CMC works in parallel to the A/D conversion.

The output of the conditioning result can be provided via various channels: analog voltage output, 4 to 20 mA current loop, or PWM. Additionally there are two digital output ports with programmable thresholds, hysteresis and delay.

¹ I²C[™] is a trademark of NXP.

1.2. CMC Description

The Calibration Microcontroller (CMC) is especially adapted to the tasks connected with the signal conditioning. The main features are as follows:


- Processing width: 16 bit
- Programmed via ROM
- Constants/coefficients for the conditioning calculation are stored in the EEPROM. After power-on or after reinitialization from EEPROM by sending a specific command to the serial interface, the EEPROM is mirrored to the RAM.
- Continuous parity-checking during every read from RAM. If incorrect data is detected, the diagnostic mode (DM) is activated (an error code is written to the serial digital output; the analog out is set to the diagnostic level).
- The conditioning calculation is done with 16-bit saturation arithmetic; i.e., if an overflow occurs in any calculation, the result is fixed to the maximum of the defined 16-bit range. The sign is preserved.

1.3. General Working Modes

ZSC31050 supports three different working modes:

- Normal Operation Mode (NOM)
- Command Mode (CM)
- Open Mode (OM)

Figure 1.1 Modes of Digital Serial Interface



1.3.1. Normal Operation Mode (NOM)

The Normal Operation Mode (NOM) is the working mode in which the signal conditioning operation is done. After power-on, the ZSC31050 starts with an initialization routine, which also can be started by sending a certain command via the serial digital interface at any time.

During the initialization routine, first the EEPROM is mirrored to the RAM, which checks the EEPROM content. If an error is detected, the DM is activated. The configuration of the ZSC31050, which is stored in the EEPROM, is consecutively set.

Next the continuous measurement cycle and the conditioning calculation start. The signal conditioning result is refreshed with each cycle time period. This generates the analog output at the OUT pin, and it can be read via the serial digital Interface (SIF) as a digital output.

Provided that the EEPROM is programmed correctly, the NOM operates without the microcontroller sending any command to the digital serial interface. Read-out of the conditioning result via the SIF is possible; this does not interrupt continuous processing of the signal conditioning routine.

1.3.2. Command Mode (CM)

The CM is the working mode that is used for calibration data acquisition and access to the internal RAM and EEPROM of the ZSC31050. The CM start command START_CM aborts the running NOM, so the measurement cycle is stopped. The ZSC31050 changes to CM only after receiving the START_CM command via the digital serial interface. This command generates an interrupt for the CMC, the measurement cycle is stopped, and the called command routine is processed. During processing, the serial interface is disabled; no further commands are recognized. After finishing the routine, the CMC waits for further commands. It is also possible to start the NOM by using the current contents of EEPROM or RAM.

1.3.3. Digital Serial Interface

For the digital serial interface, there are three modes: the Open Mode (OM), the Normal Operation Mode (NOM), and the Command Mode (CM). In OM and NOM, only a reduced set of commands is available. For all commands that change the configuration of the ZSC31050 (write to EEPROM/RAM, start different measurement cycle), the ZSC31050 must first be transferred to CM. This protects the ZSC31050 against unintentional configurations.

After power-on the ZSC31050 starts in Open Mode. Every command sent to the digital serial interface transfers the ZSC31050 to the Normal Operation Mode except the command START_CM, which starts the CM. The command START_CM is only processed if it is received as the first command after power-on via the digital serial interface. When the ZSC31050 enters NOM, this mode can only be reset by a new power-on. The ZSC31050 leaves the CM by receiving the command START_OM or START_NOM or by a reset due to power-on.

If the ZSC31050 receives a command in NOM that is not in the reduced command set, this command is ignored, no interrupt for the CMC is generated and the measurement cycle is continued. If the serial interface is operating in I²CTM mode, no acknowledges are generated after the command byte.

1.3.4. Error Codes

The ZSC31050 detects various possible errors. A detected error is signaled by changing in a diagnostic mode. In this case, the analog output is set to HIGH or LOW (maximum or minimum possible output value) and the output registers of the digital serial interface are set to a significant error code (see Table 1.1). Note that the error detection functionality must be individually enabled by configuration words (Sensor Connection; Common Mode Voltage out of limits).

Table 1.1 Error Codes

Detectable	Description	Enabled by	Sets SIF	Sets Analog Out to Either	
Error	Description	[Register:Bit]	Output to	Voltage Out	Current Loop
EEPROM Sign Signature check during read out of EEPROM after power-on or after SIF- Command COPY_EEP2RAM			САААнех	~VSS	<4mA
RAM Parity	Parity check at every RAM access	CFGAPP: SCCD	CF0F _{HEX}	~VSS	<4mA
Register Parity	Continuous parity check of configuration registers	CFGAPP: SCCD	CE38 _{HEX}	~VSS	<4mA
ROM Check	Signature check of ROM after power-on	CFGCYC: ROMCHE	CCCCHEX	~VSS	<4mA
Arithmetic Check	Arithmetic check during measurement cycle		C1C7 _{HEX}	~VSS	<4mA
Watchdog	Watchdog check of start-routine and measurement-cycle		С555 _{нех}	~VSS	<4mA

Detectable	Description	Enabled by	Sets SIF	Sets Analog Out to Either	
Error	Description	[Register:Bit]	Output to	Voltage Out	Current Loop
Configuration	Programmed configuration is not allowed (conflict regarding A/D- conversion time and enabled functionality)		С333нех	~VSS	<4mA
Sensor	Connection check of sensor bridge	CFGAPP:	CFCFHEX	~VDDA	>20mA
Connection		SCCD		~VSS*	<4mA*
Common Mode Voltage Out of Limits	Check if bridge common mode voltage complies the programmed limits (CMV read command: DB _{HEX})	CGFCYC: ECMV	10 _{BIN} + 14bits ADC result for V _{IN_CM} /2	~VDDA	>20mA
	V _{IN_CM} = Measured 0		ed Common Mode Voltage		
* ZSC31050 behavior after reset with the detectable error present.					

7

2 Signal Conditioning

2.1. AD Conversion

During Signal Conditioning Mode, the analog preconditioned sensor signal is continuously A/D converted. The A/D conversion is configurable regarding resolution r_{ADC} and the inherent range shift RS_{ADC} by the configuration words. Furthermore the one or two-step conversion mode is selectable (ADC order). The two-step conversion is faster, the one-step conversion is more accurate because of larger integration time. The selected configuration for the ADC is equal for all measurements (measurand (e.g., pressure), temperature 1 and 2, common mode voltage), thus the conversion time is constant during the whole measurement cycle. Only the inherent range shift is selectable individually for every single signal. Additionally for all measured signals auto-zero measurements are done during the measurement cycle. The resulting digital raw values for measurand (e.g. pressure) and temperature are defined by these equations:

 $\Rightarrow Analog differential input voltage to A/D conversion$ Measurand: $V_{ADC_DIFF_P} = <math>a_{IN_P} * (V_{IN_DIFF_P} + V_{XZC})$ Temperature: V_{ADC_DIFF_T} = $a_{IN_T} * V_{IN_DIFF_T}$ Residual Offset: V_{ADC_OFF} = $a_{IN_OFF} * V_{IN_OFF}$ ⇒ Digital raw A/D-conversion result

$$Z_{ADC} = 2^{r_{ADC}} * \left(\frac{V_{ADC_DIFF} + V_{ADC_OFF}}{V_{ADC_REF}} + 1 - RS_{ADC} \right)$$

Z_{ADC} will be returned by commands D1, D2 and D2 (refer to Table 4.6 for detailed command information)

Vin_diff	Analog differential input voltage to analog front end
V_{IN_OFF}	Residual offset voltage of analog front end
VADC_DIFF	Analog differential input voltage to A/D converter
VADC_OFF	Residual offset voltage of analog front end to A/D converter
VADC_REF	ADC reference voltage (ratiometric reference for pressure measurement)
r adc	Resolution of A/D conversion
RSADC	Range shift of A/D conversion: Bridge sensor measurement: ½, ¾, ⁷ / ₈ , ¹⁵ / ₁₆ Temperature measurement: ½
a _{IN_p}	Gain of analog front end for pressure signal
ain_t	Gain of analog front end for temperature signal
a in_off	Gain of analog front end for residual offset
Vxzc	Extended zero compensation voltage (refer to the <i>ZSC31050 Data Sheet</i> for details):
	$V_{XZC} = \frac{VDD_{BR} * k * Z_{XZC}}{20 * a_{IN}}$
	$(Z_{XZC} \text{ are bit fields in register CFGAFE and } VDD_{BR}$ is the bridge voltage. Recommended

 Z_{XZC} = -20 to +20.)

⇒ Auto-zero value

$$Z_{AZ} = 2^{r_{ADC}} * \left(\frac{V_{ADC_OFF}}{V_{ADC_REF}} + 1 - RS_{ADC} \right)$$

 \Rightarrow Auto-zero corrected raw A/D-result

$$Z_{\text{CORR}} = Z_{\text{ADC}} - Z_{\text{AZ}} = 2^{r_{\text{ADC}}} * \frac{V_{\text{ADC_DIFF}}}{V_{\text{ADC}_\text{REF}}}$$

 Z_{CORR} will be returned by commands D8, D9 and DA (refer to Table 4.6 for detailed command information)

2.2. Correction Formula for Measurand (e.g., Pressure Input Signal)

The digital raw value for the measurand is further processed with the correction formula to remove offset and temperature dependency and to compensate non-linearity up to the 3rd order. The signal conditioning equation is solved by the CMC and is defined as follows:

 \Rightarrow Range Definition of Inputs

$$\begin{split} & Z_{CORR_p} \in \left[-2^{r_{ADC}-1}; 2^{r_{ADC}-1}\right) & \left(RS_{ADC} = \frac{1}{2}\right) \\ & Z_{CORR_T1} \in \left[-2^{r_{ADC}-1}; 2^{r_{ADC}-1}\right) & c_i \in \left[-2^{15}; 2^{15}\right) \end{split}$$

 \Rightarrow Conditioning Equations

$$Y = \frac{Z_{CORR_p} + C_0 + 2^{-(r_{ADC} - 1)} * C_4 * Z_{CORR_T1} + 2^{-2(r_{ADC} - 1)} * C_5 * Z_{CORR_T1}^2}{C_1 + 2^{-(r_{ADC} - 1)} * C_6 * Z_{CORR_T1} + 2^{-2(r_{ADC} - 1)} * C_7 * Z_{CORR_T1}^2}$$
$$Y \in [0; 1]$$

$$P = Y * (1 - 2^{-15} * c_2 - 2^{-15} * c_3) + 2^{-15} * c_2 * Y^2 + 2^{-15} * c_3 * Y^3$$
$$P \in [0; 1)$$

radc	Resolution of A/D conversion
Z _{CORR_p}	Raw input main channel A/D result for measured value (auto-zero compensated)
Zcorr_t1	Raw temperature input A/D result for measured value (auto-zero compensated)
Conditioning control to 7	efficients stored in EEPROM registers 0
$c_i \in$ [-2^{15}; 2^{15}), tv	vo's complement
C ₀	Bridge offset
C1	Gain
C2	Non-linearity 2nd order
C ₃	Non-linearity 3rd order
C4	Temperature coefficient Bridge offset 1st order
C5	Temperature coefficient Bridge offset 2nd order
C ₆	Temperature coefficient Gain 1st order
C7	Temperature coefficient Gain 2nd order

The first equation compensates the offset and fits the gain including its temperature dependence. The non-linearity is then corrected regarding the intermediate result Y. The result of these equations is a non-negative 15-bit value P for the measurand (e.g., pressure) in the range [0; 1). This value P is continuously written to the output register of the digital serial interface during measurement cycle.

Note: The conditioning coefficients c_i are positive or negative values in two's complement.

2.3. Correction Formula for Temperature

There is also an option to condition the raw temperature value $Z_{CORR_T1/2}$ regarding offset, gain and non-linearity. The result of this conditioning is a non-negative 15-bit value $T_{1/2}$ for temperature in the range [0; 1). This value $T_{1/2}$ is continuously written to the output register of the digital serial interface during the measurement cycle if the output is enabled. Note that the raw A/D result Z_{CORR_T1} for temperature is included in the conditioning of the measurand signal (section 2.2).

\Rightarrow Range Definition of Inputs		r _{ADC}	Resolution of A/D conversion
$\boldsymbol{Z}_{CORR_Ti} \in \left[-2^{r_{ADC}-1}; 2^{r_{ADC}-1}\right)$	$\boldsymbol{t}_i \in \left[-2^{15}; 2^{15}\right)$	Z _{CORR_Ti}	Raw input main channel A/D result temperature T1/T2 (auto-zero compensated)
$\Rightarrow \text{Conditioning Equations}$ $Y_{t} = \frac{Z_{\text{CORR}_\text{Ti}} + t_{0}}{t_{4}}$	Y _t ∈ [0; 1)		Conditioning coefficients stored in EEPROM registers 10 to 15; ti \in [-2 ¹⁵ ; 2 ¹⁵) two's complement:
t_1		to	Temperature offset
$\mathbf{T}_{i} = \mathbf{Y}_{t} * \left(1 - 2^{-15} * \mathbf{t}_{2} \right) + 2^{-15} * \mathbf{t}_{2} * \mathbf{Y}_{t}^{2}$		t1	Gain
$T_i \in [0; 1)$		t ₂	Non-linearity 2nd order

The first equation compensates the offset and fits the gain. The nonlinearity is then corrected regarding the intermediate result Y_t .

Note: The conditioning coefficients t_i are positive or negative values in two's complement.

2.4. Limiting the Output

The conditioning results for measurand P and temperature $T_{1/2}$ can be output via different channels. For each channel, an individual set of minimum and maximum limits is defined in EEPROM in consideration of the resolution of the chosen output channel.

\Rightarrow Limitation			Limits stored in EEPROM
$P_{out}(P > I_{max}) = I_{max}$			Register 8, 9 or 16, 17; $I_{min/max} \in [0; 2^{Output-Resolution})$:
$P_{out}(P < I_{min}) = I_{min}$	$P_{out} \in [I_{min}; I_{max})$, , , ,
		I _{min}	Lower output limit
$T_{out}(T > I_{max}) = I_{max}$		I _{max}	Upper output limit
$T_{out}(T < I_{min}) = I_{min}$	$T_{out} \in \left[I_{min}; I_{max} \right)$		

Note: The limits lmin and lmax must match the resolution of the corresponding analog output. That means the limits for the analog voltage output (maximum resolution: 11-bit) must be defined in the range [0 ; 211), the limits for the PWM output (maximum resolution: 12-bit) must be defined in the range [0 ; 212).

3 Outputs

3.1. General Description

The ZSC31050 offers a variety of output modes via two output channels for the conditioning results of measurand (e.g., pressure) and temperature signals. The modes are Analog Voltage Output, 4 to 20 mA Current Loop, and two PWM outputs (PWM1 and PWM2). The three possible result values for the measurand and the two temperatures can be switched independently to these different outputs by EEPROM programming (CFGCYC:ACOS1, CFGCYC:ACOS2, see section 5.3). Furthermore, two ALARM output modes are available that apply only to the measurand value. Table 3.1 shows the options for outputting result values on the available outputs.

Table 3.1 Accessibility of Outputs

Quépué		Pin		
Output	Measurand	Temperature 1	Temperature 2	F III
Analog voltage output	yes	yes	yes	OUT
4 to 20 mA current loop	yes	yes	yes	OUT
PWM1	yes	yes	yes	IO1
PWM2	yes	yes	yes	OUT
Alarm 1 *	yes	-	-	IO1
Alarm 2 *	yes	-	-	IO2 *

The possible combinations of the available outputs are limited by the pins used: OUT, IO1 and IO2. Consequently an output mode using the OUT pin can only be combined with an output mode using the pin IO1 or IO2 or both. The configuration is done by EEPROM programming (CFGOUT:COS1, CFGOUT:PMIO1, CFGOUT:PMIO2, see section 5). Table 3.2 shows all possible combinations of available outputs.

The associated result value (measurand or temperature) is always updated when a new value is calculated using the conditioning equations (see section 2). In addition the calculated values are also available as digital values at the digital serial interface.

 Table 3.2 Available Combinations of Outputs (x = either 0 or 1)

	EEPROM add			Pin				
COS1	PMIO1	PMIO2	OUT	IO1	IO2			
00	0x		Analog voltage output	-	-			
01	0x		(4 to 20) mA current loop	-	-			
10	0x		PWM2	-	-			
00	10		Analog voltage output	PWM1	-			
01	10	0	(4 to 20) mA current loop	PWM1	-			
10	10		PWM2	PWM1	-			
00	11		Analog voltage output	Alarm 1	-			
01	11		(4 to 20) mA current loop	Alarm 1	-			
10	11	<u> </u>	PWM2	Alarm 1	-			

^{*} Application access to Port IO2 during the active ZACwire Mode (ZACwire Start Window or active "OWI Continuous Mode") is not possible. The ALARM function is not applicable if an A/D resolution less than 13-bit and second order is set.

	EEPROM add			Pin	
COS1	PMIO1	PMIO2	OUT	IO1	IO2
00	0x		Analog voltage output	-	Alarm 2
01	0x		(4 to 20) mA current loop	-	Alarm 2
10	0x		PWM2	-	Alarm 2
00	10		Analog voltage output	PWM1	Alarm 2
01	10	1	(4 to 20) mA current loop	PWM1	Alarm 2
10	10		PWM2	PWM1	Alarm 2
00	11		Analog voltage output	Alarm 1	Alarm 2
01	11	1	(4 to 20) mA current loop	Alarm 1	Alarm 2
10	11]	PWM2	Alarm 1	Alarm 2

3.2. PWM Output

The ZSC31050 offers two PWM outputs at the OUT pin and at the IO1 pin.


The PWM works synchronously

- To the internal oscillator frequency (f_{CLK} = 1 / 2 / 4 MHz, CFGAPP:OSCF) or
- To an external frequency (f_{EXT} = 2 to 4 MHz, CFGAPP:ECLKE = 1).

When an external frequency (f_{EXT}) is used, it must be supplied via the IN3 pin. Furthermore, it is possible to divide the frequency used by 2, 4, or 8 (CFGOUT:PWMD).

Figure 3.1 illustrates the influence of the EEPROM configuration on the internal frequencies used.

Figure 3.1 Possible Frequency Supply for PWM Output



The resolution r_{PWM} for PWM output (9 / 10 / 11 / 12 bit) must be defined again by EEPROM programming (CFGOUT:PWMRES). The resulting frequency of the PWM output depends on this resolution and on the internal frequency used.

 $f_{PWM} = f_{PWM_{INT}} / 2^{r_{PWM}}$

This results in frequencies for the PWM output as listed in Table 3.3. Note that the selected frequency of f_{CLK} or f_{EXT} will also influence the A/D conversion rate.

fclk or fext	dрwм	r _{PWM} (CFGOUT:PWMRES)						
	(CFGOUT:PWMD)	9 Bit	10 Bit	11 Bit	12 Bit			
4 MHz	1	7.8 kHz	3.9 kHz	1.95 kHz	975 Hz			
4 MHz	1/2	3.9 kHz	1.95 kHz	975 Hz	490 Hz			
4 MHz	1/4	1.95 kHz	975 Hz	490 Hz	245 Hz			
4 MHz	1/8	975 Hz	490 Hz	245 Hz	122 Hz			
2 MHz	1	3.9 kHz	1.95 kHz	975 Hz	490 Hz			
2 MHz	1/2	1.95 kHz	975 Hz	490 Hz	245 Hz			
2 MHz	1/4	975 Hz	490 Hz	245 Hz	122 Hz			
2 MHz	1/8	490 Hz	245 Hz	122 Hz	61 Hz			
1 MHz	1	1.95 kHz	975 Hz	490 Hz	245 Hz			
1 MHz	1/2	975 Hz	490 Hz	245 Hz	122 Hz			
1 MHz	1/4	490 Hz	245 Hz	122 Hz	61 Hz			
1 MHz	1/8	245 Hz	122 Hz	61 Hz	30 Hz			

Table 3.3 Available Frequencies of PWM Output

The result value for the PWM output is calculated by using the limiting equations (section 2.4) and is in the range of $[I_{min}, I_{max}]$. These limits I_{min} and I_{max} are defined in the EEPROM registers 8 and 9 for PWM2 (OUT pin) and 16 and 17 for PWM1 (Pin IO1), respectively. It must match the selected resolution r_{PWM} for the PWM output; i.e. the limits must be defined in the range [0, $2^{r_{PWM}}$).

The resulting PWM signal for an output value OUT for the measurand (e.g., pressure), temperature T1, or temperature T2 then has a duty cycle dc_{PWM} of

$$dc_{PWM} = \frac{\left(OUT + 1\right)}{2^{r_{PWM}}}$$

Furthermore, the polarity of the PWM output signal can be defined by EEPROM programming (CFGOUT:PWMPO); i.e., this defines whether a PWM clock cycle starts with a high or low level.

3.2.1. Alarm Tasks

The ZSC31050 offers two independently configurable alarm tasks (timer and comparator), which can be used as a programmable switch output. The IO1 and IO2 pins are used as the output for these ALARM tasks. The <OUT> output signal, defined by CFGCYC:ACOS1, is used as the input/source for both alarm tasks.

The behavior of the alarm output can be configured by four parameters for both alarms:

- Switch on threshold A_{ON}
- Hysteresis A_{HYST} is used for calculation of the switch off threshold $A_{OFF} = A_{ON} A_{HYST}$
- Switch on delay A_tdon and switch off delay A_tdoff

Alarm tasks are realized completely in the firmware of the ZSC31050, so the NOM (running signal conditioning loop) is necessary for operation of the alarm outputs. The programmed switch on/off threshold is compared with the current-limited signal conditioning result for processing the alarm task.

3.2.2. Alarm Outputs and Processing Tasks

The activation of programmable IOs is scheduled in three tasks:

- Power-on and EEPROM-signature calculation: approx. 2ms
 => Alarm output IO1/IO2 is in the tristate.
- Processing of the start procedure
 => Alarm output IO1/IO2 is in programmed "inactive" state (CFGOUT:APO)
- Alarm operation depending on source and alarm configuration (registers: 16_{HEX} to 21_{HEX})
 => IOs are working like programmed

The start procedure consists of 4 to 7 measurement tasks (PAZ, P, T1, T1AZ, T2, T2AZ, CMV); also refer to the ZSC31050 Data Sheet, section 2.3.3. Each of these tasks requires a specific conversion time defined by the ADC adjustment (ADC-resolution, ADC-order, ADC-clock divider, clock frequency) in the range of 125µs to 100ms.¹

Remark: ALARM tasks are not applicable if using an A/D resolution lower than 13-bit and second order is set; otherwise, a timing error is indicated.

3.2.3. Alarm Configuration

The alarm output is set HIGH if the programmed threshold A_{ON} is exceeded and reset if the value is less than the resulting threshold A_{OFF} (CFGOUT:APO=1). CFGOUT:APO=0 inverts this behavior.

Threshold	Calculation
Switch on threshold A _{ON}	AON [%] = ALARM_REG1 *100 / 65536 with ALARM_REG1 = Register 10 _{HEX} or 13 _{HEX} for Alarm1 or Alarm2 respectively (See Table 5.1.)
Switch off threshold AOFF	AOFF [%] = AON [%] - ALARM_REG2 *100 / 65536 with ALARM_REG2 = Register 11 _{HEX} or 14 _{HEX} for Alarm1 or Alarm2 respectively
Switch on/off delay A_tdon / A_tdoff	A_tdON = ALARM_REG3[7:0] * 4 * AD_ConversionTime A_tdOFF = ALARM_REG3 [13:8] * 64 * AD_ConversionTime with ALARM_REG3 = Register 12 _{HEX} or 15 _{HEX} for Alarm1 or Alarm2 respectively

Table 3.4 Alarm Parameter Calculation

3.2.4. Window Mode

If the Window Alarm Mode is active (CFGOUT: AWME=1) the thresholds for alarm1/2 define the limits of the window, hysteresis, and ON/OFF delays, which function the same as described above. The both ALARM outputs are inverted relative to each other. It is not important which limit is higher. When the input value is inside the window limits, the ALARM1 shows:

- HIGH if programmed for ALARM1=High active & ALARM2=High active
- LOW if programmed for ALARM1=High active & ALARM2=Low active
- HIGH if programmed for ALARM1=Low active & ALARM2=Low active
- LOW if programmed for ALARM1=Low active & ALARM2=High active

All these values must be programmed in the EEPROM.

¹ Also refer to the spreadsheet ZSC31050_Bandwidth_Calculation_Rev_X_xy.xls.

When the ZSC31050 SSC Evaluation Kit software is used for programming the EEPROM, the configuration files "ALARM1.31050" and "ALARM2.31050" can demonstrate how this functions with a threshold of 2.5V (Alarm1, low active) and 3.7V (Alarm2, low active) and the file "ALARM_WINDOW.31050" shows how it works with these thresholds as window limits.

3.3. Digital Readout

The ZSC31050 also supports digital readout in NOM; three 16-bit SIF output registers can be read out (high byte and MSB first; also known as "Big Endian"). The count of registers to be read out is defined in configuration register CFGSIF and by the setting for bits SIFOUTP, SIFOUTT1 & SIFOUT2. The read output result is a non-limited 15-bit value; the MSB is always "0." The MSB is the error identification bit; in the case of an error, this bit is set.

The output can be read out continuously (i.e., without a stop condition). Then the contents of registers such as the programmed (CFGSIF) are sent in a loop. The content of SIF readout registers is refreshed if a new conditioning result is valid. The SIF state machine ensures that a running readout operation is not disturbed by refreshing of the readout data. Refer to section 4 for a detailed description of SIF and the communication protocols used.

Important: Be carefully if clearing the EEPROM: do not power off/on or restart the ZSC31050 after this. Clearing the EEPROM resets all the communication flags (CFGSIF:SIFOUTT2/SIFOUTT1/SIFOUTP) of the interface. If this is activated, no communication is possible. Reactivation is possible by sending the following commands: "B70034", "C9" and "01".

4 Serial Digital Interface

4.1. General Description

The ZSC31050 includes a serial digital interface, which is able to communicate using three different communication protocols: I²C[™], SPI and a ZACwire[™] (one-wire, OWI) communication (see Figure 4.1). The serial digital interface allows the programming of the EEPROM to configure the application mode of the ZSC31050 and to calibrate the conditioning equation. Furthermore it provides the read out of the conditioning results of the measurand and both temperatures as digital 15-bit values.

The ZSC31050 always functions as a slave. The communication protocol used must be chosen by programming the EEPROM. There are also commands to change the valid communication mode. Only one communication protocol is valid at one time. The implemented commands are available in all communication modes but are divided into two sets with different validity (refer to sections 1.3.3 and 4.3.4). Commands that change the configuration of the device are suppressed in Normal Operation Mode (NOM) and are available only after changing to Command Mode (CM).

A non-configured device, identified by a CRC error for the EEPROM contents, starts up in a special mode so that communication by any of the available protocols is possible. After power-on, a 20ms time window is opened to start OWI communication (the OWI-start-window). If no OWI communication is detected, the serial digital interface changes to a mode in which it can receive commands in I²CTM Mode as well as in SPI Mode. If it is necessary to read out data from a non-configured device (transmission by slave), the communication protocol used must be explicitly defined by sending a specific command. Note that the ZSC31050 also does not send acknowledges in non-configured mode if I²CTM communication is used.

If the ZSC31050 receives a valid command at the serial digital interface, the measurement cycle is interrupted because the internal microcontroller must execute the requested command routine. An exception is a read-request. The ZSC31050 answers without interrupting the measurement cycle. This allows the read-out of the digital conditioning results during measurement cycle. A command consists of an address byte and a command byte. Additionally the commands for writing the EEPROM or its mirror in the RAM include two data bytes. This is independent from the communication protocol used. To read data from the ZSC31050 (e.g., EEPROM contents) usually a specific command must be sent to transfer this data into the output register of the serial interface. Thereafter the READ command, consisting of the address byte with the read bit set, is used to get this data. The data are transmitted continuously and repeated as long as the master send the clock and does not abort the command by generating a stop condition. Again this is independent from the communication protocol used. During the measurement cycle, the ZSC31050 transfers the conditioning results into the output registers of the serial digital interface. There are three registers for the measurand and both temperatures. The activation of these registers and consequently of the transmitted data must be set by EEPROM programming. If the master sends a read request, the results are sent in the sequence measurand, temperature 1, and temperature 2, according to the register activation.

The high byte and MSB must be sent first when sending 16-bit words ("Big Endian" notation).

Communication is controlled by the internal clock frequency. The internal clock frequency f_{CLK} must be a minimum of 5 times higher than communication clock frequency.




Figure 4.1 Possible Communication Configuration

4.2. I²C[™] Protocol

For I²C[™] communication a data line (SDA) and a clock line (SCL) are required. The I²C[™] protocol used is defined as follows:

• Idle period

During inactivity of the bus, SDA and SCL are pulled-up to supply voltage VDDA.


Start condition

A high to low transition on SDA while SCL is at the high level indicates a start condition. Every command must be initiated by a start condition sent by a master. A master can always generate a start condition.

Stop condition

A low to high transition on SDA while SCL is at high level indicates a stop condition. A command must be closed by a stop condition to start processing the command routine inside the ZSC31050.

Figure 4.2 Principles of I²C[™] Protocol Actions



Valid data

Data is transmitted in bytes (8 bits) starting with the most significant bit (MSB), 16 bit data words are transmitted beginning with high byte first (="Big Endian"). Each byte transmitted is followed by an acknowledge bit. Transmitted bits are valid if after a start condition SDA remains at constant level during the high period of SCL. The SDA level has to change only when clock signal at SCL is low.

Acknowledge

An acknowledge after the transmitted byte is obligatory. The master must generate an acknowledge-related clock pulse. The receiver (slave or master) pulls-down the SDA line during the acknowledge clock pulse. If no acknowledge is generated by the receiver, a transmitting slave will become inactive. A transmitting master can abort the transmission by generating a stop condition and can repeat the command.

A receiving master must signal the end of transfer to the transmitting slave by not generating an acknowledge-related clock pulse at SCL.

The ZSC31050 as a slave changes to inactive interface mode during processing of internal command routines started by a previously sent command.

Addressing

Every slave connected to the I²CTM-bus responds to a certain address. After generating the start condition, the master sends the address byte containing a 7-bit address followed by a data direction bit (R/W). A '0' indicates a transmission from master to slave (WRITE); a '1' indicates a data request (READ).


The addressed slave answers with an acknowledge; all other slaves connected with the I²C[™] bus ignore this communication.

The general ZSC31050 slave address is 78_{HEX} (7-bit). By EEPROM programming, it is possible to allocate and activate an additional arbitrary slave address to every individual device. In this case, the device recognizes communication on both addresses: on the general one and on the activated one.

Write operation

During transmission from master to slave (WRITE), the address byte is followed by a command byte and depending on the transmitted command, and two optional data bytes. The internal microcontroller evaluates the received command and processes the related routine. A detailed description of the command set is given in section 4.5. The following figure illustrates the writing of a command with two data bytes and without data bytes.

Figure 4.3 I²C[™] – Write Operation



Read Operation

After a data request from the master to the slave by sending an address byte including a set-data-direction bit, the slave answers by sending data from the activated interface output registers. The master must generate the transmission clock on SCL, the acknowledges after each data byte (except after the last one), and finally the stop condition.

A data request is answered by the interface module itself and consequently does not interrupt the active process of the internal microcontroller. The data in the activated registers is sent continuously until a stop condition is detected; after transmitting all available data, the slave starts repeating the data.

During the active measurement cycle, data is continuously updated with conditioning results. To get other data from the slave (e.g., EEPROM contents), usually a specific command must be sent before the data request to initiate the transfer of this data to the interface output registers. This command does interrupt the current process of the internal microprocessor and consequently also an active measurement cycle.

Figure 4.4 I²C[™] – Read Operation – Data Request

Note: the nth data byte is the last required data byte; readout can be processed in a loop without the master resending initialization.





Figure 4.5 I²C[™] – Timing Protocol




Nr.	Parameter	Symbol	Min	Тур	Max	Unit	Conditions
1	SCL clock frequency *	fscl			400	kHz	fosc ≥ 2MHz
2	Bus free time between start and stop condition	ti2C_BF	1.3			μS	
3	Hold time start condition	ti2C_HD_STA	0.6			μS	
4	Setup time repeated start condition	t _{I2C_SU_STA}	0.6			μS	
5	Low period SCL/SDA	t _{I2C_L}	1.3			μS	
6	High period SCL/SDA	t _{I2C_H}	0.6			μS	
7	Data hold time	$t_{12C_HD_DAT}$	0			μS	
8	Data setup time	ti2C_SU_DAT	0.1			μS	
9	Rise time SCL/SDA	t _{I2C_R}			0.3	μS	
10	Fall time SCL/SDA	t _{I2C_F}			0.3	μS	
11	Setup time stop condition	ti2c_su_sto	0.6			μS	
12	Noise interception SDA/SCL	t _{I2C_NI}			50	ns	Spike suppression

Table 4.1 Timing I²C™ Protocol

4.3. Digital One Wire Interface (OWI)

The ZSC31050 uses Renesas' OWI one-wire digital interface. It combines a simple and easy protocol adaptation with a cost-saving pin sharing. Both the analog voltage output and this digital interface (calibration and/or digital output value) occur over the same pin. An advantage of Renesas' OWI output signal capability is that it enables "end of line" calibration – no additional pins are required to digitally calibrate a finished assembly.

Figure 4.6 Block Schematic of the OWI connection



Both devices are peers, however only the external device starts communication and requests data; in this sense it is referred to as master and the ZSC31050 as slave. The OWI interface is primarily intended for calibration use although the calibrated output signal is also available via this interface.

Internal clock frequency fcLK must be a minimum of 5 times higher than communication clock frequency.

4.3.1. Properties and Parameters

Though OWI protocol is designed as bilateral protocol, it is necessary for reasons of compatibility to use an address in the communication. After the start condition, the master must send an address, consisting of a 7-bit slave address and a read/write–bit (0 = write, 1 = read). The slave address is part of the protocol and must be sent **but will not be evaluated for communication at the ZSC31050**.

Nr.	Parameter	Symbol		Unit	Conditions
1	Pull-up resistance master	Rowi_pu	330	Ω	Refer to the ZSC31050 Data Sheet, section
2	OWI line resistance	R _{OWI_LINE}	20	Ω	1.5.2 for a detailed description of specifications.
3	OWI load capacitance	Cowi_load	4.7	nF	

Table 4.2 OWI Interface Parameters – Worst Case Parameterization

4.3.2. Initializing OWI Communication

There are two options for starting one-wire communication.

- The ZSC31050 opens a 20ms time window after power-on; i.e., the one-wire start window. If in this time window, one-wire communication is detected, the device stays in the one-wire mode until this is closed by sending a specific command. If no one-wire communication occurs in the start window, the interface leaves the one-wire mode and changes to the configured interface mode: I²CTM or SPI as programmed in EEPROM. The one-wire start window can be suppressed by configuration (CFGSIF:OWIWIND = 1) if no access via one-wire communication is desired.
- The ZSC31050 can be configured by EEPROM programming so that OWI is also enabled in NOM during the measurement cycle (CFGSIF:OWIWIND = 0 and CFGSIF:OWIE = 1). Then it is possible to read out the actual conditioning results for measurand and temperature via one-wire communication (OUT pin); the analog voltage output is disabled.

4.3.3. OWI Protocol

The OWI protocol used is defined as follows:

• Idle period

During inactivity of the bus, the OWI line is pulled-up to supply voltage VDDA.

Start condition

When the OWI line is in idle mode, a low pulse (return to high) with a minimum width of 10μ s indicates a start condition. Every command must be initiated by a start condition sent by a master. A master can generate a start condition only when the OWI line is in idle mode.

• Stop condition

The master finishes a transmission by changing back to the high level (idle mode). Every command (referred to as a "write operation") must be closed by a stop condition to start processing the command. The master can interrupt a sending slave after a data request (referred to as a "read operation") by clamping the OWI line to the low level for generating a stop condition.

No transition from low-to-high or from high-to-low (constant level) at OWI line for at least twice the period of the last transmitted valid bit indicates a stop condition. A stop condition without considering the last bit-time (secure stop condition) is generated at a constant level at the OWI line for more than 510 clocks of the internal clock oscillator.

Valid data

Data is transmitted in bytes (8 bits) starting with the most significant bit (MSB); 16 bit data words are transmitted beginning with high byte first (i.e., "Big Endian"). Transmitted bits are recognized after a start condition at every transition from low-to-high at the OWI line. The value of the transmitted bit depends on the duty ratio between the high phase and high/low period (bit period, towI_BIT). A duty ratio greater than 1/8 and less than 3/8 is detected as '0'; a duty ratio greater than 5/8 and less than 7/8 is detected as '1'.

The bit period of consecutive bits must not change more than with a factor of 2 because the stop condition is detected in this case.


• Addressing

Though the OWI protocol is designed as a bilateral protocol, it is necessary for reasons of compatibility to use an address in the communication. After the start condition, the master must send an address consisting of a 7-bit slave address and a read/write bit (0 = write, 1 = read). The slave address is part of the protocol and must be sent **but will not be evaluated for communication at the ZSC31050**.

• Write operation

During transmission from master to slave (WRITE), the address byte is followed by a command byte and, depending on the transmitted command, an optional two data bytes. The internal microprocessor evaluates the received command and processes the related routine. The following figure illustrates the write of a command with two data bytes and without data bytes. A detailed description of the command set is given in section 4.5.

Figure 4.7 OWI – Write Operation



Read operation

After a data request from the master to the slave by sending an address byte including a set-data-direction bit, the slave answers by sending data from the activated interface output registers. The slave generates the data bits with a bit period equal to the last received bit (R/W bit). The master must generate a stop condition after receiving the requested data.

A data request is answered by the interface module itself and consequently does not interrupt the current process of the internal microprocessor.

The data in the activated registers is sent continuously until a stop condition is detected; after transmitting all available data the slave starts repeating the data.

During an active measurement cycle, data is continuously being updated with conditioning results. To get other data from the slave (e.g., EEPROM contents), usually a specific command must be sent before the data request to initiate the transfer of this data to the interface output registers. This command does interrupt the current process of the internal microcontroller and consequently also a running measurement cycle.

Figure 4.8 OWI – Read Operation - Data Request




Figure 4.9 OWI – Timing Protocol




Table 4.3 OWI Timing Protocol

Nr.	Parameter	Symbol	Min	Тур	Max	Unit	Conditions
1	Bus free time between start and stop condition	towi_idle	10			μs	
2	Hold time start condition	t _{OWI_STA}	10			μS	
3	Bit period	towi_bit	20		100	μS	
4	Duty ratio bit '0'	towi_0	0.125	0.25	0.375	towi_bit	
5	Duty ratio bit '1'	t _{OWI_1}	0.625	0.75	0.875	t _{OWI_BIT}	
6	Hold time stop condition	towi_sto	2.0	250		towi_вiт_L μs	towi_BIT_L is the bit period of the last valid bit
7	Bit period deviation	towi_bit_dev	0.75	1.0	1.25	t _{OWI_BIT}	

4.3.4. Using the OWI-Interface

For OWI communication, the analog output pin OUT is used; as a result, OWI enables end-of-line calibration, which offers an inexpensive and powerful overall sensor module calibration at the end of the manufacturing process. Although the OWI is designed primarily for calibration, it can also be used to digitally read out the calibrated sensor signal continuously.

These two communication tasks are supported in different configurations of the interface.

• "OWI-start-window" for calibration only

In this mode, the ZSC31050 listens during the first 20ms after power-on for communication. To open the communication, the START_CM command including the slave address must be sent. After that, the output pin remains in the digital interface mode until the command START_CYCL_RAM / EEP or after power-on. The window can be suppressed by setting the lock bit "OWIWind" in EEPROM register 23/17_{HEX}. But this should only be done as the last step of calibration (because reactivating of this window is then only possible via I²CTM).

• "OWI Continuous Mode" for calibration and for digital read out

Activate the OWI mode via the start window as described above and enable the "OWI for NOM" bit (OWIE-> "OWI Continuous Mode") with the write command to EEPROM register 23/17_{HEX}. It is now possible to use the OWI interface for calibration and also for digital readout. The configuration for the read out is determined in the configuration word CFGSIF (EEPROM register 23/17_{HEX}) with the SIFOUTP / SIFOUTT1 / SIFOUTT2 bits. The request for the desired output values (P, T1, T2) is a read command to the slave address (e.g., send F1_{HEX} to the slave address 78_{HEX}). Depending on the configuration, the ZSC31050 sends the measurand value for the first request and for the next, the T1 value (if configured), followed by the T2 value (if configured), and then it starts again with the measurand. The master must generate a stop condition after receiving the requested data.

4.3.5. Using OWI with the ZSC31050 Evaluation Kit and its Software

The ZSC31050 Evaluation Kit and its software can be used to configure and activate one-wire communication via OWI. Refer to the ZSC31050 *Evaluation Kit Description* for more details and recommendations.

4.4. Synchronous Serial Peripheral Interface (SPI) Introduction

Using the SPI interface of the ZSC31050 requires a special configuration in EEPROM to activate this communication protocol, which is also different from the default configuration. It is necessary to have I²C[™] or OWI communication access to the ZSC31050 to write the SPI configuration into EEPROM. There is no I²C[™] or OWI communication possible if SPI configuration is written into EEPROM and activated.

During an SPI transfer, data is simultaneously transmitted (shifted out serially) and received (shifted in serially). A serial clock line synchronizes shifting and sampling of the information on the two serial data lines. A slave select line allows individual selection of a slave SPI device; slave devices that are not selected do not interfere with SPI bus activities. The ZSC31050's SPI slave interface supports all combinations of clock phase (CPHA) and polarity (CPOL). Slave CPOL and CPHA must be programmed to master adjustments before the beginning of transmission. RAM/EEPROM register 17_{HEX} (refer to Table 5.3) contains the initialization settings for the SPI interface:

- SFGSIF: SIFMD = Interface mode SPI or I²C[™]
- SFGSIF: SPICKP => Clock polarity CPOL
- SFGSIF: SPICKE => Clock phase CPHA

Data is transmitted in bytes (8 bits) starting with the most significant bit (MSB), 16 bit data words are transmitted beginning with high byte first (i.e., "Big Endian").

4.4.1. SPI Clock Phase and Polarity Controls

Software can select any of four combinations of the serial clock (SCK) phase and polarity using two bits in the SPI control register (SPCR). The clock polarity is specified by the CPOL control bit, which selects an active high or active low clock and has no significant effect on the transfer format. The clock phase (CPHA) control bit selects one of two fundamentally different transfer formats.

4.4.1.1. Transfer Format When CPHA Equals Zero

Figure 4.10 shows a timing diagram of an SPI transfer where CPHA is zero. Two waveforms are shown for SCK: one for CPOL equals zero and another for CPOL equals one. The diagram may be interpreted as a master or slave timing diagram since the SCK, master-in/slave-out (MISO), and master-out/slave-in (MOSI) pins are directly connected between the master and the slave. The MISO signal is the output from the slave, and the MOSI signals the output from the master. The /SS line is the slave select input to the slave.




 Figure 4.10
 SPI Transfer Format When CPHA Equals Zero – Principle Transfer Illustration

When CPHA equals one, the /SS line may remain active low between successive transfers (can be tied low at all times). This format is sometimes preferred in systems having a single fixed master and a single slave driving the MISO data line.

4.4.1.2. Transfer Format CPHA Equals One

Figure 4.11 shows a timing diagram of an SPI transfer where CPHA is one. Two waveforms are shown for SCK: one for CPOL equals zero and another for CPOL equals one. The diagram may be interpreted as a master or slave timing diagram since the SCK, MISO, and MOSI pins are directly connected between the master and the slave. The MISO signal is the output from the slave, and the MOSI signal is the output from the master. The /SS line is the slave select input to the slave.




Figure 4.11 SPI Transfer Format When CPHA Equals One – Principle Transfer Illustration

When CPHA equals zero, the /SS line must be negated and reasserted between each successive serial byte.

When CPHA equals one, the /SS line may remain active low between successive transfers (can be tied low at all times). This format is sometimes preferred in systems having a single fixed master and a single slave driving the MISO data line.

4.4.2. SPI Pin Signals

There are four I/O pin signals associated with SPI transfers: the SCK, the MISO data line, the MOSI data line, and the active low /SS pin. When the master initiates a transfer, eight clock cycles are automatically generated on the SCK pin. The SCK pin is an input and the clock signal from the master synchronizes the data transfer between the master and slave devices. Slave devices ignore the SCK signal unless the /SS pin is active low. In both the master and slave SPI devices, data is shifted on one edge of the SCK signal and is sampled on the opposite edge where data is stable. Edge polarity is determined by the SPI transfer protocol.

The MISO and MOSI data pins are used for transmitting and receiving serial data. At the slave, MOSI is the data input line and MISO is the data output line. As an option, one slave device selected by the master can drive data out its MISO pin to the MISO master pin. The automatic control of the direction of these pins makes reconfiguration through external logic unnecessary when a new device becomes the master.

The /SS pin behaves differently on master and slave devices. On a slave device, this pin is used to enable the SPI slave for a transfer. If the /SS pin of a slave is inactive (high), the device ignores SCK clocks and keeps the MISO output pin in the high-impedance state.

4.4.3. Beginning and Ending SPI Transfers

A transfer includes the eight SCK cycles plus an initiation period at the beginning and ending period of the transfer. The details of the beginning and ending periods depend on the CPHA format selected and whether the SPI is configured as a master or a slave. The initiation delay period is also affected by the SPI clock rate selection when the SPI is configured as a master.

It might be useful to refer to the transfer format illustrated in Figure 4.10 and Figure 4.11 to understand how the beginning and ending details fit into a complete transfer operation.

4.4.4. Transfer Beginning Period (Initiation Delay)

All SPI transfers are started and controlled by a master SPI device. For a slave, the transfer begins with the first SCK edge or the falling edge of /SS, depending on the CPHA format selected. When CPHA equals zero, the falling edge of /SS indicates the beginning of a transfer. When CPHA equals one, the first edge on the SCK indicates the start of the transfer. In either CPHA format, a transfer can be aborted by taking the /SS line high, which causes the SPI slave logic and bit counters to be reset. The SCK rate selected has no effect on slave operations since the clock from the master is controlling transfers.

CPHA has no effect on the delay until the start of the transfer, but it does affect the initial state of the SCK signal. When CPHA equals zero, the SCK signal remains inactive for the first half of the first SCK cycle. When CPHA equals one, the first SCK cycle begins with an edge on the SCK line from its inactive to its active level. The SPI clock rate (selected by SPR[1:0]) affects the delay from the write to SPDR and the start of the SPI transfer (see Figure 4.12). The internal SPI clock in the master is a free-running derivative of the internal MCU clock. Since the SPI clock is free-running, there is an uncertainty about when the write-operation to the SPI data register (SPDR) will occur relative to the slower SCK. This uncertainty causes the variation in the initiation delay shown in Figure 4.12.





Figure 4.12 Delay from Write SPDR to Transfer Start (Master)

4.4.5. Transfer Ending Period

An SPI transfer is technically complete when the SPIF flag is set, but depending on the configuration of the SPI system, there may be additional tasks. Because the SPI bit rate does not affect timing of the ending period, only the fastest rate will be considered in discussions of the ending period.


When the SPI is configured as a master, SPIF is set at the end of the eighth SCK cycle. When CPHA equals one, SCK is inactive for the last half of the eighth SCK cycle. Figure 4.13 shows the transfer-ending period for a master. The SCK waveforms in this figure show only the CPOL equals zero case, since clock polarity does not affect timing of the ending period.





When the SPI is operating as a slave, the ending period is different because the SCK line can be asynchronous to the MCU clocks of the slave and because the slave does not have access to as much information about SCK cycles as the master. For example, when CPHA equals one, where the last SCK edge occurs in the middle of the eighth SCK cycle, the slave cannot know when the end of the last SCK cycle is. For these reasons, the slave considers the transfer complete after the last bit of serial data has been sampled, which corresponds to the middle of the eighth SCK cycle. A synchronization delay is required so the setting of the SPIF flag is properly positioned relative to the internal clock of the slave. Figure 4.14 shows the ending period for a slave. The SCK waveforms in this figure show only the CPOL equals zero case, since clock polarity does not affect timing of the ending period.





When CPHA equals zero, there is a potential problem that can be avoided by proper software, but it is sometimes overlooked. The SPIF flag is set at the end of a transfer, but the slave is not permitted to write new data to the SPDR while the /SS line is still low. If the master device is busy, the /SS line to the slave can remain low longer than the slave expects.

.. .

4.4.6. SPI Interface Parameters

 Table 4.4
 Timing SPI Protocol

Nr.	Parameter	Symbol	Min	Тур	Max	Unit	Conditions		
1	SCK to internal clock frequency ratio	fscк_clк			fс∟к/5		fscк must be 5 times smaller than fc⊥к		
2	MISO hold time after SCK sample slope	tspi_hd_miso	200			ns			
3	MOSI setup time before SCK sample slope	tspi_su_miso	2/f _{CLK}						
4	/SS setup time before SCK sample slope	tspi_su_ss	10			ns			
5	/SS hold time after SCK sample clk 1)	tspi_hd_ss	1/ fsck_clk						
1	1) The minimum is required in order to guarantee that the CMC receives the data from the SPI interface.								

4.5. Interface Commands

All implemented commands are available in all communication modes: I²C[™], SPI and ZACwire[™] (OWI). A received valid command interrupts the internal microcontroller and initiates the processing of a command routine.

During command processing time, the digital serial interface (SIF) is disabled and received commands are ignored. The processing time depends on the internal system clock frequency, which is usually 2MHz but is selectable by EEPROM programming. The commands are divided into two sets with different validity. Commands that change the configuration of the device are ignored in NOM and are available only after changing to CM.

Table 4.5	Restr	icted	Command	Set for	Serial	Digital	Interface	e – C	ommand	s are a	always va	alid

Command (HEX)	Data	Command	Notes	Processing Time System clock 2MHz
01		START_CYC_EEP	Start measurement cycle including initialization from EEPROM ¹⁾	350µs
02		START_CYC_RAM	Start measurement cycle including initialization from RAM ¹⁾	220µs
10 to 1F		READ_RAM0	Read data from RAM address 00 to 0F Writes data from RAM to SIF Output Registers Usually followed by Read operation	50µs
20 to 2F		READ_RAM1	Read data from RAM address 10 to 1F Writes data from RAM to SIF Output Register Usually followed by Read operation	50µs
30 to 3F		READ_EEP0	Read data from EEPROM address 00 to 0F Writes data from EEPROM to SIF Output Register Usually followed by Read operation	50µs
40 to 4F		READ_EEP1	Read data from EEPROM address 10 to 1F Writes data from EEPROM to SIF Output Register Usually followed by Read operation	50µs

Command (HEX)	Data	Command	Notes	Processing Time System clock 2MHz					
	Note: 5x commands do not change the EEPROM or RAM configuration. They are used for communication to devices with unknown configuration.								
50		CFG_SIF_TO_OWI	Configure SIF to Communication Mode OWI	50µs					
51 55 59 5D		CFG_SIF_TO_SPI	Configure SIF to Communication Mode SPI 51: SET_SIF_2_SPI SPI (CKE = 0, CKP = 0) 55: SET_SIF_2_SPI SPI (CKE = 0, CKP = 1) 59: SET_SIF_2_SPI SPI (CKE = 1, CKP = 0) 5D: SET_SIF_2_SPI SPI (CKE = 1, CKP = 1)	50µs					
52		CFG_SIF_TO_I2C	Configure SIF to Communication Mode I ² C [™]						
60	2 Byte	SET_DAC	Set output DAC to value defined by data bytes [0 to 7FF _{HEX}] The AOUT pin goes into tri-state for 40µs during processing. Note: Only applicable for SPI and I ² C TM communication mode. In OWI mode, use the limit registers 8 _{HEX} and 9 _{HEX} followed by command 02 _{HEX} for the same functionality.	100µs					
70		START_OM	Start Open Mode Note : In Open Mode the command set is restricted! Change to Command Mode is possible	50µs					
71		START_NOM	Start Normal Operation Mode (NOM) In Normal Operation Mode, the command set is restricted! Change to Command Mode or Open Mode is NOT possible						
72		START_CM	Start Command Mode (CM) Complete command set! Change to Open Mode or Normal Operation Mode is possible						
			time. For detailed information about output update rate and startup tim theet and to ZSC31050_Bandwidth_Calculation_Rev_X_xy.xls.	e, refer to section					

Command (HEX)	Data	Command	Notes	System c	sing Time lock 2MHz / Progr. Steps
80 to 8F	2 Byte	WRITE_RAM0	Write data to RAM address 00 to 0F	5	0µs
90 to 9F	2 Byte	WRITE_RAM1	Write data to RAM address 10 to 1F	5	0µs
A0 to AF	2 Byte	WRITE_EEP0	Write data to EEPROM address 00 to 0F	12.5	ims / 1
B0 to BF	2 Byte	WRITE_EEP1	Write data to EEPROM address 10 to 1F	12.5	ims / 1
C0		COPY_EEP2RAM	Copy contents of EEPROM to RAM Restores EEPROM Configuration in RAM	13	30µs
C3		COPY_RAM2EEP	Copy contents of RAM to EEPROM Stores RAM Configuration to EEPROM (signature is copied without checking)	400r	ms / 32
C8		GET_EEP_SIGN	Calculates EEPROM signature and outputs it to SIF Out Register #1	15	50µs
C9		GEN_EEP_SIGN	GET_EEP_SIGN + write the signature to EEPROM address 1DHEX	12.6	ims / 1
CA		GET_RAM_SIGN	Calculates RAM signature and outputs it to SIF Out Register #1	15	50µs
СВ		GEN_RAM_SIGN	GET_RAM_SIGN + write the signature to RAM address 1D _{HEX}	15	50µs
СС		CLEAR_EEP	Clear EEPROM Sets complete EEPROM to 0000 _{HEX}	12.5	ims / 1
CF		ROM_VERSION	 Output Hardware & ROM version to SIF Out Register #1 Design revision is defined by the high byte CF_{HEX} command answer ROM version is defined by the low byte CF_{HEX} command answer 	5	0µs
All "Dx" cor affect the a			Example: ZSC31050D=0C02 _{HEX} alibration process, write raw conversion results to SIF Output Re	gisters, and	l do not
D0		START_AD_P	"P": Start cyclic A/D conversion at measurand channel (P)		
D1		START_AD_T1	"T1": Start cyclic A/D conversion at Temperature T1 channel		
D2		START_AD_T2	"T2": Start cyclic A/D conversion at Temperature T2 channel		
D4		START_AD_PAZ	"PAZ": Start cyclic A/D conversion at measurand auto-zero (PAZ) cha	annel	
D5		START_AD_TAZ1	"T1AZ": Start cyclic A/D conversion at Auto-Zero Temp (TAZ1) chanr	nel	FOur
D6		START_AD_TAZ2	"T2AZ": Start cyclic A/D conversion at Auto-Zero Temp (TAZ2) chanr	nel	- 50µs +
D8	:	START_AD_P_AZC	"P_AZC": Start cyclic A/D conversion for measurand including Auto-Z Correction	Zero-	A/D conversion time
D9	5	START_AD_T1_AZC	"T1_AZC": Start cyclic A/D conversion for Temperature T1 including Correction	Auto-Zero-	
DA	S	START_AD_T2_AZC	"T2_AZC": Start cyclic A/D conversion for Temperature T2 including Correction	Auto-Zero-	
DB	S	TART_AD_CMV_AZC	C "CMV_AZC": Start cyclic A/D conversion at Common Mode Voltage (channel including Auto-Zero-Correction (T1AZ)	CMV)	

Table 4.6 Additional Command Set for Serial Digital Interface

5 EEPROM and RAM

5.1. Programming the EEPROM

Programming the EEPROM is done using an internal charge pump to generate the required programming voltage. The timing of the programming pulses is controlled internally. The programming time for a write operation is 12.5ms on the condition that the system clock is adjusted. The programming time varies for each part due to the tolerances of the system clock frequency. Thus a programming time of 20 ms for a write operation is long enough to program all parts successfully.

The programming of the EEPROM is done via the serial digital interface by sending specific commands (refer to section 4.3.4). The commands WRITE_EEP0 / WRITE_EEP1 include the address of the EEPROM word and are followed by the two data bytes. There is also the command CLEAR_EEP that sets the whole EEPROM to zero. During programming, the EEPROM the serial digital interface is disabled so that no commands can be received. In I²CTM mode, no acknowledges would be generated from a slave ZSC31050.

The additional command COPY_RAM2EEP writes the contents of the RAM area where EEPROM contents are mirrored back to the EEPROM. This is to simplify the calibration process when the ZSC31050 is configured iteratively. This copy operation includes 32 write operations and requires therefore typically 400ms.

Because programming the EEPROM (write, clear, copy RAM to EEPROM) changes the configuration of the device, this action is only allowed in CM (start with START_CM as the first command after power on).

5.2. EEPROM and RAM Contents

The configuration of the ZSC31050 is determined by EEPROM programming. There are 22 calibration constants for conditioning the sensor signal via the conditioning calculation, 7 configuration words for setting the configuration regarding the application, 1 CRC for checking the validity of EEPROM contents, and 2 additional 16-bit words for arbitrary free user data.

After every power-on, the EEPROM contents are mirrored once to the RAM to avoid frequent access to EEPROM during normal operation. During this read-out and only at that point, the CRC is checked. If EEPROM contents are correct, the sum of all EEPROM words including the CRC and excluding the free user data is $FFFF_{HEX}$ (calculation with overflow). If a CRC error is detected, the ZSC31050 starts in its reset configuration, opens the time window for one-wire communication (ZACwireTM (OWI) mode) and then sets the digital serial interface open for I^2CT^M and SPI (Open Mode).

The configuration of the device is determined by values read from the configuration words stored in the mirrored memory area in RAM and then stored into internal registers. The calibration constants are used for the digital conditioning calculation and are also read from RAM, so every change to this RAM area effects the configuration and behavior of the device. After power-on, the contents of the RAM are determined by EEPROM contents and can then be changed by specific commands writing to RAM. This new configuration is activated by the command START_CYC_RAM.

Table 5.1 EEPROM & RAM Contents

Register#/ RAM-Addr (hex)	Write Command RAM/EEP (hex)	Default (hex)	Description	
Conditioning co	Conditioning coefficients - Correction formula for measurand (see section 2.3)			
0	80/A0	800	c ₀ - Offset	
1	81/A1	2000	c ₁ - Gain	
2	82/A2	0	c ₂ - Non-linearity 2nd order	
3	83/A3	0	c ₃ - Non-linearity 3rd order	
4	84/A4	0	c ₄ - Temperature coefficient Bridge Offset 1 st order	
5	85/A5	0	c ₅ - Temperature coefficient Bridge Offset 2 nd order	
6	86/A6	0	c ₆ - Temperature coefficient Gain 1 st order	
7	87/A7	0	c7 - Temperature coefficient Gain 2 nd order	
Conditioning co	efficients – Limit	the output a	t OUT pin (see section 2.4)	
8	88/A8	0	I_{min} - Lower Limit with reference to pin OUT for voltage, current or PWM output	
9	89/A9	7FF	I_{max} - Upper Limit with reference to pin OUT for voltage, current or PWM output	
Conditioning co	efficients - Corre	ction formula	a for temperature (see section 2.3)	
А	8A/AA	1000	t ₁₀ - Offset Temperature 1	
В	8B/AB	2000	t ₁₁ - Gain Temperature 1	
С	8C/AC	0	t ₁₂ - Non-linearity 2 nd order Temperature 1	
D	8D/AD	1000	t ₂₀ - Offset Temperature 2	
E	8E/AE	2000	t ₂₁ - Gain Temperature 2	
F	8F/AF	0	t ₂₂ - Non-linearity 2 nd order Temperature 2	
Conditioning co	efficients – Limit	the output a	t IO1 and IO2 pins (see section 2.4)	
10	90/B0	0	Alarm 1: Threshold PWM1 : Lower Limit	
11	91/B1	1FF	Alarm 1: Hysteresis PWM1 : Upper Limit	
12	92/B2	0	Alarm 1: On-/Off-delay (two 8 bit values)	
13	93/B3	0	Alarm 2: Threshold Common-mode voltage : Lower Limit	
14	94/B4	FFFF	Alarm 2: Hysteresis Common-mode voltage : Upper Limit	
15	95/B5	0	Alarm 2: On-/Off-delay (two 8 bit values)	
Configuration w	ords (see section	n 5.3)		
16	96/B6	48	CFGCYC: Configuration of measurement cycle	
17	97/B7	34	CFGSIF: Configuration of digital serial interface	
18	98/B8	7625	CFGAPP: Configuration of target application	
19	99/B9	9800	CFGAFE: Configuration of analog front end	
1A	9A/BA	0124	CFGTMP: Configuration of temperature measurement	
1B	9B/BB	8060	CFGOUT: Configuration of signal outputs	
1C	9C/BC	9248	ADJREF: Adjustment of internal references	

Register#/ RAM-Addr (hex)	Write Command RAM/EEP (hex)	Default (hex)	Description		
CRC	CRC				
1D	9D/BD	15BD	Signature		
User free memory					
1E 1F	9E/BE 9F/BF	-	Free user memory, not included in Signature Free user memory, not included in Signature		

5.3. EEPROM and RAM Configuration Words

The configuration words are stored in RAM and EEPROM at addresses 16_{HEX} to $1C_{HEX}$ and determine the various modes of the ZSC31050. The following tables explain these configuration words.

Table 5.2	Configuration	Word	CFGCYC
	Johnsananon		

Bit	IC-default	CFGCYC - Configuration of measurement cycle EEPROM/RAM a	ddress 16 _{HEX}
15:10	0000 00	Not used	-
9:7	00 0	Count of bridge measurements per cycle Count npmc of bridge measurements between two special measurements (e.g., temperature, auto-zero measurement) npmc = 2^{PMC} = 1, 2, 4, 8, 16, 32, 64, 128	PMC
6:5	10	Access port IO1 (output 2) Output of result via port IO1 for 0x: Measurand 10: Temperature 1 11: Temperature 2 Active only if CFGOUT:PMIO1 = 10 (PWM output at port IO1).	ACOS2
4:3	01	Access port OUT (output 1) Output of result via port OUT for 0x: Measurand 10: Temperature 1 11: Temperature 2	ACOS1
2	0	Enable common-mode voltage measurement and check Measures common-mode voltage from bridge (VINP and VINN pins are shorted) and checks if the result is within the limits defined in EEPROM addresses 13 _{HEX} and 14 _{HEX}	CMVE
1	0	Enable temperature 2 measurement Includes the measurement of temperature 2 during measurement cycle. 0: disabled 1: enabled	T2E
0	0	Enable Start-up ROM check ROM check is done after power-on. Start-up time until first valid output increases by 10ms. 0: disable 1: enabled	ROMCHE

Table 5.3 Configuration Word CFGSIF

Bit	IC-default	CFGSIF - Configuration of digital serial interface (SIF) EEPROM/RA	AM address 17 _{HEX}
15:9	0000 000	Alternative I ² C TM slave address Additional slave address for communication via digital serial interface if CFGSIF:SIFID2E = 1. The general slave address is 78 _{HEX} . If enabled both addresses are valid.	SIFID2
8	0	 Enable one-wire communication during measurement cycle Active only if CFGSIF:OWIWIND = 0 (enables start window for one wire communication). Allows the read-out of the conditioning results for pressure and temperature via one-wire communication. 	OWIE
7	0	Disable start window for one-wire communication Suppresses the 20ms time window for starting one-wire communication after power-on and after restart the measurement cycle by sending the commands START_CYC_EEP or START_CYC_RAM	OWIWIND
6	0	Enable SIF output of conditioning result for temperature 2 Delivers a continuously updated 15-bit value of temperature 2 for read out during the measurement cycle via digital serial interface. ¹⁾	SIFOUTT2
5	1	Enable SIF output of conditioning result for temperature 1 Delivers a continuously updated 15-bit value of temperature 1 for read out during the measurement cycle via digital serial interface. ¹⁾	SIFOUTT1
4	1	Enable SIF output of conditioning result for measurand Delivers a continuously updated 15-bit value of measurand for read out during measurement cycle via digital serial interface. ¹⁾	SIFOUTP
3	0	Enable alternative I²C [™] slave address The alternative address CFGSIF:SIFID2 is only valid for I²C [™] !	SIFID2E
2	1	SPI clock edge select 0: sample leading edge 1: sample trailing edge	SPICKE
1	0	SPI clock polarity 0: SCK low, idle 1: SCK high, idle	SPICKP
0	0	SIF mode Chose active communication mode: 0: I²C [™] communication 1: SPI communication	SIFMD
1)	the EEPRC is activated	Use caution if clearing the EEPROM – do not power off/on or restart the ZSC31050 M resets all the communication flags (CFGSIF:SIFOUTT2/SIFOUTT1/SIFOUTP) of , no communication is possible. Reactivation is possible by sending the following co 034HEX, C9HEX, and 01HEX.	the interface. If this

Table 5.4 Configuration Word CFGAPP

Bit	IC-Default	CFGAPP - Configuration of target application EEPROM/RAM addre	SS 18 _{HEX}
15	0	Bridge Signal Polarity - Interchange of input signal (VINP and VINN pin) 0: positive (V _{BR_DIFF} = V _{BR_P} - V _{BR_N}) 1: negative (V _{BR_DIFF} = V _{BR_N} - V _{BR_P})	BSP
14	1	Not used – Set always to '1'	

Bit	IC-Default	CFGAPP - Configuration of target application EEPROM/RAM ad							
13:12	11	 ADC Range Shift regarding signal from IN3 pin (temperature 2) Active only if CFGTMP:TAM2 = 11 (Measurement of T2 with a user-defined voltage via IN3 pin). 00: ADC Input Range = [(-1/16 V_{ADC_REF}) to (+15/16 V_{ADC_REF})] 01: ADC Input Range = [(-1/8 V_{ADC_REF}) to (+ 7/8 V_{ADC_REF})] 10: ADC Input Range = [(-1/4 V_{ADC_REF}) to (+ 3/4 V_{ADC_REF})] 11: ADC Input Range = [(-1/2 V_{ADC_REF}) to (+ 1/2 V_{ADC_REF})] 	ADRAIN3						
11:10	01	 IN3 reference mode Active only if CFGTMP:TAM2 = 11 (Measurement of T2 with arbitrary voltage via pin IN3). Arbitrary voltage is measured referenced to: 00: Bandgap reference V_{BG} (approx. 1.23V) 01: Supply voltage VDDA / 2 1d: Supply voltage check (Measures VDDA / 2 referenced to V_{BG}) 							
9	1	Activate sensor connection and RAM (= configuration registers) parity check:0: enabled1: disabled	SCCD						
8	0	 Sensor bridge excitation mode: 0: Voltage supplied 1: Current supplied (constant current generated with internal regulator and external low-TC resistor) Hint: CFGAPP:XZCE=1 is required for CFGAPP:CSBE=1 	CSBE						
7	0	Enable eXtended Zero Compensation Offset compensation by analog front-end, also called AnalogZeroPointShift; value is defined with CFGAFE:XZC 0: disabled 1: enabled	XZCE						
6:5	01	Raw oscillator frequency adjustFine adjustment by ADJREF:OSCA00: $f_{CLK} = 1 \text{ MHz}$ 01: $f_{CLK} = 2 \text{ MHz}$ 11: $f_{CLK} = 4 \text{ MHz}$	OSCF						
4	0	Enable external clock 0: disabled 1: enabled	ECLKE						
3	0	A/D converter reference voltage selection 0: ADC-Ref = VBR 1: ADC-ref = VDDA Hint: CFGAPP:XZCE=1 & CFGAFE:XZC=0 is required for CFGAPP:ADREF=1 & CFGAPP:CSBE=1	ADREF						
2:1	10	Value of controlled analog supply voltage. 00: VDDA = 3.0 V 10: VDDA = 5.0 V 01: VDDA = 4.0 V 11: VDDA = 5.5 V	VDC						
0	1	Enable analog supply voltage control. Uses internal controller with external transistor.	VDCE						

Table 5.5 Configuration Word CFGAFE

Bit	IC-default	CFGAFE - Configuration of analog front end EEPROM/RAM addres					
15:13	100	Resolution of A/D-conversion (r _{ADC} , see section 2.1)Valid for measurand as well as for temperature measurement.Influences conversion time and integration time of measurement.000: 9 Bit100: 13 Bit001: 10 Bit101: 14 Bit010: 11 Bit11d: 15 Bit011: 12 Bit	RADC				
12	1	Order of A/D-conversionInfluences conversion time and integration time of measurement.0:1st order conversion1:2nd order conversion	OADC				
11:10	10	ADC Range Shift regarding measurand signal (RS _{ADC} , see section 2.1) 00: ADC Input Range = $[(-1/16 V_{ADC_REF}) to (+15/16 V_{ADC_REF})]$ 01: ADC Input Range = $[(-1/8 V_{ADC_REF}) to (+ 7/8 V_{ADC_REF})]$ 10: ADC Input Range = $[(-1/4 V_{ADC_REF}) to (+ 3/4 V_{ADC_REF})]$ 11: ADC Input Range = $[(-1/2 V_{ADC_REF}) to (+ 1/2 V_{ADC_REF})]$	ADRAPR				
9 8:4	0 00000	eXtendedZeroCompensation value (offset compensation by analog front end XZC _{IN} ; refer to section 2.1 and to the <i>ZSC31050 Data Sheet</i> , section 2.3) CFGAFE<9>: "1" => positive, "0" => negative; CFGAFE<8:4>: 0-31 Active only if CFGAPP:XZCE = 1. The width/value of an extended zero compensation step depends on the selected input span. Refer to section 2.1 for resulting value of offset cancellation.	XZC				
3:0	0000	Gain analog front end measurand measurement (a_{IN_p} , refer to section 2.1)0000:4200111:350001:2801000:26.250010:2101001:140011:1401010:9.30100:1051011:70101:7011dd:2.80110:52.5 a_{III}	GAIN				

Table 5.6 Configuration Word CFGTMP

Bit	IC-default	CFGTMP - Configuration of temperature measurement EEPROM/RAM addre	ess 1A _{HEX}	
15:14	00	Gain analog front end temperature 2 meas. $(a_{IN_T2}, see section 2.1)$ 00: GT4 (≈ 5.65)10: GT2 (≈ 4.7)01: GT3 (≈ 5.17)11: GT1 (≈ 1.9)For details see section 6.	GAINT2	
13:12	00	Gain analog front end temperature 1 meas. $(a_{IN_T1}, see section 2.1)$ 00: GT4 (≈ 5.65)10: GT2 (≈ 4.7)01: GT3 (≈ 5.17)11: GT1 (≈ 1.9)For details see section 6.	GAINT1	
11	0	 Polarity of external temperature sensor for temperature 2 measurement Active only if CFGTMP: TAM2 = 01 or 10 (enables temperature 2 measurement via IN3 pin). Switches polarity of supply current for temperature sensor. 0: Temperature sensor to VSS 1: Temperature sensor to VDDA 	PETS2	
10	0	 Polarity of external temperature sensor for temperature 1 measurement Switches polarity of supply current for temperature sensor. 0: Temperature sensor to VSS 1: Temperature sensor to VDDA 	PETS1	
9:7	010	Temperature 2 (T2) zero-point adjust Allows shift of characteristics of temperature measurement. Refer to section 6 for details.	ZCT2	
6:4	010	Temperature 1 (T1) zero-point adjust Allows shift of characteristics of temperature measurement. Refer to section 6 for details.	ZCT1	
3:2	01	Temperature 2 (T2) acquisition mode Defines the used temperature sensor connected to pin IN3 and implicit the input voltage range of temperature signal. 00: Internal diode 01: External diode 10: External resistor 11: External voltage Refer to section 6 for details.	TAM2	
1:0	00	Temperature 1 (T1) acquisition mode Defines the used temperature sensor connected to pin IR_TEMP and implicit the input voltage range of temperature signal. 00: Internal diode 01: External diode 1d: External resistor Refer to section 6 for details.	TAM1	

Table 5.7 Configuration Word CFGOUT

Bit	IC-default	CFGOUT - Configuration of signal outputs EEPROM/RAM addre	dress 1B _{HEX}		
15:14	10	Resolution PWM output Active only if CFGOUT:PMIO1 = 10 or CFGOUT:COS1 = 10. Influences the PWM output frequency. 00: 9 Bit 10: 11 Bit	PWMRES		
		01: 10 Bit 11: 12 Bit			
13:12	00	Clock divider PWM output regarding internal oscillator frequency Influences the PWM output frequency (see Table 3.3). 00: fcLk / 1 10: fcLk / 4 01: fcLk / 2 11: fcLk / 8	PTADWMD		
11:10	00	Output polarity { PWM2 / PWM1 } at pin { OUT / IO1 } 0: PWM period starts with high level (high-active) 1: PWM period starts with low level (low active)	PWMPO		
9	0	No access			
8	0	Clock divider for A/D converter Influences only the frequency for the A/D converter. Does not influence the internal working frequency. Set in connection with $f_{CLK} = 4MHz$ (CFGAPP:OSCF = 11) to enlarge the processing time of the internal microcontroller when low resolution of less than or equal to 12-bit (CFGAFE:RADC = 0xx) is chosen.	VFCCLKD		
		0: fclk / 1 1: fclk / 2			
7	0	 Enable Alarm window mode Both thresholds and hysteresis (EEPROM addresses 10_{HEX}, 11_{HEX}, 13_{HEX}, and 14_{HEX}) are used to define a window for alarm output. Alarm 2 at pin IO2 is inverted to Alarm 1 at pin IO1. 0: disabled 1: enabled 	AWME		
6:5	11	Output polarity { Alarm 2 / Alarm 1 } at pin { IO2 / IO1 } 0: Alarm low-active 1: Alarm high-active	APO		
4	0	Output mode port IO2 Threshold, hysteresis and delay of Alarm 2 output are defined in EEPROM addresses 19/13 _{hex} to 21/15 _{hex} . 0: disabled 1: Alarm 2 output	PMIO2		
3:2	00	Output mode port IO1 Threshold, hysteresis and delay of Alarm 1 output respectively the limits for PWM1 output are defined in EEPROM addresses 16/10 _{hex} to 18/12 _{hex} . 0x: Disable 10: PWM1 output 11: Alarm 1 output	PMIO1		
1:0	00	Output mode port OUTThe limits for all outputs are defined in EEPROM addresses 8 to 9.00: Voltage output01: Current output10: PWM2 output11: Disable	COS1		

Bit	IC-default	ADJREF - Adjustment of internal references EEPROM/RAM address						
15:13	100	Adjust sensor bridge current Enabled if CFGAPP:CSBE = 1 (enables current supply for sensor bridge). Supply current depends on external zero-TC reference resistor R _{BR_REF} → I _{BR} = VDDA / (16· R _{BR_REF}). I _{BR} is finely adjustable in the range of 0.5 (000 _{BIN}) to 1.375 (111 _{BIN}) of I _{BR} in steps of approximately 0.125 units. Default setup is equivalent factor 1 (100 _{BIN}).	CSB					
12:10	100	Tine adjustment of controlled analog supply voltage Enabled with CFGAPP:VDCE and is raw adjusted with CFGAPP:VDC. Use this value to finely adjust the controlled analog supply voltage: from -1%VDDA (000 _{BIN}) to +0.75%VDDA (111 _{BIN}).						
9:7	100	Adjust oscillator frequency The internal oscillator frequency f_{CLK} is raw adjusted with CFGAPP:OSCF. Use this value to finely adjust the internal oscillator frequency in the range of 0.8 to 1.15 * $f_{CLK NOM}$						
6:4	xxx	Adjust bias current Internal bias current is adjustable to move the total current consumption into the required range. Current consumption can be decreased/increased by this value but may cause worse/better analog performance.	BCUR					
3:0	1000	 TC adjustment of internal bandgap voltage Used to adjust temperature behavior of the controlled analog supply voltage. Hint: The controlled analog supply voltage is enabled with CFGAPP:VDCE and is raw adjusted with CFGAPP:VDC. 	VREF					

Table 5.8 Configuration Word ADJREF

5.4. EEPROM Signature

The EEPROM signature (address $29/1D_{hex}$) is used to check the validity of EEPROM contents. The signature is built using a polynomial arithmetic modulo 2. The following source code generates the signature if the field eepcont is allocated by the EEPROM contents (address 0 to 28) and N = 29 is the count of considered addresses.

Figure 5.1 Source-Code Signature Generation

```
#define POLYNOM 0xA005
unsigned short signature(eepcont, N)
unsigned short eepcont[], N;
{
    unsigned short sign, poly, p, x, i, j;
    sign = 0; poly = POLYNOM;
    for (i=0; i<N; i++) {
        sign^=eepcont[i];
        p=0; x=sign&poly;
        for (j=0; j<16; j++, p^=x, x>>=1);
        sign<<=1; sign+=(p&1);
    }
    return(~sign);
}</pre>
```

6 Temperature Sensor Adaption and CMV Measurement

6.1. Sensor Bridge in Voltage Mode

Note that only T1 can be used for calibration. There are a few configurations for the temperature measurement that make sense for voltagesupplied bridges. Table 6.1 shows these configurations for different types of temperature sensors. Table 6.2 and following defines the resulting input range for the differential voltage V_{IN_T} at using an external temperature measuring diode for different supply voltages.

Temperature sensor	Temp Gain a _{ı∧_T}	Zero point ZCT	Sensor referenced to	Remarks
Internal diode at 5V	GT2	5	VSS	V _{VDDA} =4.5-5.5V, CFGAPP:VDC=5V
Internal diode at 3V	GT2	7	VSS	V _{VDDA} =2.7-3.3V, CFGAPP:VDC=3V
Internal diode at 3-5V	GT1	7	VSS	V _{VDDA} =2.7-5.5V, CFGAPP:VDC=3V
External diode			VSS:	
	GT1 / GT2 / GT3 / GT4	0 to 7	VIN_DIFF_T = VIR_TEMP - VSS	VIR_TEMP is voltage at pin IR_TEMP; VIN_DIFF_T is differential input voltage
External resistor	G13/G14		VDDA: Vin_diff_t = VDDA -Vir_temp	

Note: Internal diode adjustments are fitted to a typical V_F of 0.65V for the internal diode.

6.1.1. Internal and External Diode

Adaptation of an external diode is described in this section. Measure $V_{IN_DIFF_T}$ to determine an adjustment, normally 650mV is expected. Typically $V_{IN_DIFF_T}$ changes depending on the temperature with -2mV/K.

Hint: If using an internal or external diode for temperature measurement, it is necessary to adapt the supply voltage regulator at the external supply voltage (refer to register 18_{hex} CFGAPP:VDC). The voltage regulator must be tuned to the nearest value smaller than the VDDA potential. The input voltage ranges are valid for the described adjustments. When adapting an external temperature measuring diode, ensure that at the minimum and maximum temperature, the V_F of the diode including tolerances is inside the described voltage range.

Recommendation: If the sensor module is supplied in the supply voltage range of 2.7 to 5.5V, use an external resistor as the temperature sensor. If a diode temperature sensor should be used, use GT1 + ZCT7 for the internal diode and for the external diode GT1 with a V_T correlating to the ZCT adjustment.

The temperature sensor must be adjusted for gain and offset shift so that the measurement readout (command: "D9" - START_AD_T1) is within 12.5 to 87.5 % of ADC range (e.g. 13-bit, +/- 1/2: ADC-min/max = -3072/3072) for the full temperature range.

CFGAPP:VDDA=5V	Tx ZeroPointShift ZCT; VDDA=5V								
Analog Gain a _{IN_T}	VIN_DIFF_T	0	1	2	3	4	5	6	7
GT4	min [V]	0.12	0.24	0.35	0.46	0.97	1.01	1.12	1.15
G14	max [V]	0.60	0.71	0.82	0.90	1.56	1.64	1.74	1.77
GT3	min [V]				0.25	0.50			
GIS	max [V]			0.60	1.00				
GT2	min [V]				0.05	0.30	0.35 *	0.39	
612	max [V]				0.60	0.75	0.80 *	0.85	

Table 6.2 Input Signal Range VIN_DIFF_T Using an External Diode (to VSS) and VDDA = 5V

Table 6.3 Input Signal Range VIN_DIFF_T Using an External Diode (to VSS) and VDDA = 4V

CFGAPP:VDDA=4V (Tx ZeroPointShift ZCT								
Analog Gain a _{IN_T}	VIN_DIFF_T	0	1	2	3	4	5	6	7
GT4	min [V]			0.28	0.37 *				
	max [V]			0.54	0.63 *				
CT2	min [V]			0.02	0.08	0.37 *	0.43 *		
GT3	max [V]			0.45	0.51	0.80 *	0.90 *		

Table 6.4 Input Signal Range VIN_DIFF_T Using an External Diode (to VSS) and VDDA = 3V

CFGAPP:VDDA=3V (Tx ZeroPointShift ZCT								
Analog Gain a _{IN_T}	VIN_DIFF_T	0	1	2	3	4	5	6	7
GT4	min [V]				0.28	0.62			
G14	max [V]				0.53	0.87			
OT2	min [V]				0.06	0.30	0.35 *	0.40 *	0.44 *
GT3	max [V]				0.43	0.64	0.70 *	0.75 *	0.80 *

Hint: The input signal ranges $V_{IN_{DIFF_T}}$ are roughly estimated and must be verified in application.

6.1.2. External Resistor


The external resistor mode supports using an external half bridge for the temperature measurement, which is connected between VDDA and VSS. The input signal range is asymmetric and has a maximum of approximately 30% *VDDA less than VDDA or 30% *VDDA more than VSS (programmable reference to VDDA or VSS).

Note: The input range is asymmetric from 0 to 30% of VDDA, beginning from VSS.

*

This setting is recommended for external diodes.

Table 6.5 explains resulting input range for using an external resistor for temperature measurement in detail. The voltage V_{IN_DIFF_T} is displayed as a ratio to VDDA because temperature measurement via an external resistor delivers a ratiometric result.





Note: The input range is asymmetric from 0 to 30% of VDDA, beginning from VSS.

		Tx ZeroPointShift ZCT; VDDA = 3 to 5V									
Analog Gain a _{IN_T}	VIN_DIFF_T / VDDA	0	1	2	3	4	5	6	7		
GT4	min	3.7%	6.4%	9.1%	11.8%						
614	max	18.0%	20.7%	23.4%	26.1%						
GT3	min	0.0%	1.2%	3.0%	4.8%	13.9%	15.6%	17.4%	19.2%		
613	max	15.1%	16.9%	18.7%	20.5%	29.4%	31.2%	33.0%	34.8%		
GT2	min			0.0%	0.9%	7.6%	9.0%	10.3%	11.6%		
612	max			16.6%	18.1%	24.7%	26.0%	27.4%	28.7%		

Hint: The input signal ranges (V_{IN_DIFF_T} / VDDA) are roughly estimated and have to verify in application. Gain GT1 is not applicable in this configuration.

6.1.3. Conversion Result and Sensitivity Calculation

Table 6.6 Gain Calculation Parameter

Gain Identifier	a _{IN_T}	GFB2	Gxzc	Gain Identifier in previous software
GT4	5.65	6	3	14
GT3	5.17	5.5	1.833	9
GT2	4.7	5	1.25	7
GT1	1.88	2	0.2	2.8

The gain (= a_{IN_T}) and offset (= ZCT) adjustments for the temperature measurement are programmable. The gain factor a_{IN_T} is a calculated value for an estimated calculation of sensitivity. The temperature measurement result is referenced to $V_{T_{REF}}$ (depending on input mode) and can be calculated and verified by using the following formulas (voltages referenced to VSS, V_{IR_TEMP} = potential at pin IR_TEMP referenced to VDDA or VSSA depending on adjustment):

$$T1 = \left[2 * \left(G_{XZC} * \frac{Z_{XZC}}{40} - \frac{V_{IR_TEMP}}{V_{T_REF}} * \frac{G_{FB2}}{2.125} \right) + \frac{1}{2} \right] * 2^{ADCRES} => \text{ command D1}_{HEX}$$

$$T1_AZ = \frac{1}{2} * 2^{ADCRES} => \text{ command D5}_{HEX}$$

$$T1_AZC = T1 - T1AZ = \left(G_{XZC} * \frac{Z_{XZC}}{40} - \frac{V_{IR_TEMP}}{V_{T_REF}} * \frac{G_{FB2}}{2.125} \right) * 2^{ADCRES+1} => \text{ command D9}_{HEX}$$

Gxcz: Refer to Table 6.6 for details

G_{FB2}: Refer to Table 6.6 for details

Zxzc = {4,5,6,7,12,13,14,15} for software adjustment ZeroPointShift ZCT = {0,...,7}

 $V_{T_REF} = 4/3.25/2.5$ for diode or VDDA for external resistor


ADCRES = ADC resolution in bits

The resolution of temperature measurement can be calculated and verified by using following formula:

 $ST_{TS_E} = ABS \left\{ \begin{bmatrix} T1_AZC (V_{IR_TEMP_X}) - T1_AZC(V_{IR_TEMP_Y}) \end{bmatrix} / \begin{bmatrix} V_{IR_TEMP_X} - V_{IR_TEMP_Y} \end{bmatrix} \right\} \quad [counts/V]$ $ST_{TS_E} = 2^{ADCRES} * (a_{IN_T} / V_{T_REF}) \quad [counts/V]$

6.2. Sensor Bridge in Current Mode

Figure 6.2 Bridge Current Mode Application



Bridge current excitation enables temperature measurement using temperature coefficient of bridge resistors, so no additional temperature sensor is needed. For temperature data acquiring the common mode voltage of the bridge inputs (VINN and VINP) is measured.

The bridge current must be adjusted with the restriction that the voltage drop across bridge VDD_{BR} and the input signals V_{BR_P} and V_{BR_N} are in the allowed range. The bridge current can be coarsely tuned by changing the external resistor R_{BR_REF} and finely adjusted by changing configuration register ADJREF:CSB.

The reference resistor R_{BR_REF} can be calculated as follows:

 $R_{BR_REF} = R_{BR}(T) * VDDA / (16 * 2 * V_{IN_CM})$

The subjection of I_{BR} from $R_{BR_{REF}}$ can be explained as follows:

 $I_{BR} = VDDA / (16 * R_{BR_{REF}})$

This can be used to calculate the current:

 $I_{BR} = 2 * V_{IN_CM} / R_{BR}$ (with $I_{BR} < 1.5 \text{mA}$)

 V_{IN_CM} in bridge excitation mode depends on a set of parameters. Recommendation: The spreadsheet *ZSC31050_Bridge_Current_Excitation_Rev_X_xy.xls* (available on request) can be used for a detailed calculation of R_{BR_REF} , R_{TOP} and R_{BOT} in this mode to ensure that the common mode range is not degraded due to full temperature operation, tolerances of external elements, and measured rejection limits.

Bridge Current Excitation Mode offers two options for the A/D converter reference voltage, which is adjusted with the CFGAPP:ADREF configuration bit. In "VREF=VBR" Mode the potential of the VBR pin is used as the A/D converter reference voltage and it is recommended for ratiometric bridges. Extended zero compensation (XZC) can be used to compensate large offset values. In "VREF=VDDA" mode, VDDA is used as the A/D converter reference voltage. "VREF=VDDA" must be used for sensor bridges with non-ratiometric behavior in the temperature range, such as a temperature pre-compensated sensor.

In the case of activated bridge current excitation applications, XZCE must be always enabled if "VREF=VDDA" is also active, XZC must be set to "0"; otherwise, an error will be generated due to the fact that the XZC signal is generated based on the bridge voltage.

The following rules describe this behavior:

CFGAPP:CSBE=1 => CFGAPP:XZCE=1

CFGAPP:ADREF=1 & CFGAPP:CSBE=1 => CFGAPP:XZCE=1 & CFGAFE:XZC=0

6.2.1. Bridge Signal Measurements

Calculation options provided in ZSC31050_Bridge_Current_Excitation_Rev_X_xy.xls (available on request) can be used to verify that the input signal is within the signal common mode range depending on the gain. The input / common mode voltage ranges depend on the adjusted gain a_{IN_2} of the second PGA stage (refer to "Gain Amp2" in the ZSC31050 Data Sheet, section 2.3.1).

For current-supplied bridges, the temperature measurement T1 is always done by evaluating the common mode voltage of the sensor bridge. This mode is enabled by CFGAPP:CSBE = 1. The necessary analog gain a_{IN_T} is 2.8, and this must be set with configuration parameter CFGTMP:GAINT1. The parameters CFGTMP:TAM1 and CFGTMP:ZCT1 are not applicable.

It is possible to verify the input signal common mode level/potential at calibration using the commands "D9" or "DB". Calculation options are also available in *ZSC31050_Bridge_Current_Excitation_Rev_X_xy.xls* for representing an ideal A/D conversion result /data readout for commands "D9" and "DB". Renesas recommends using this function to verify the existing common mode range in the application and to interpolate to determine the real common mode potential if the measurement/calibration in the temperature range is located at the edges of the temperature of the application.

6.2.2. Temperature Measurement

Temperature measurement is completely configured by activating the Bridge Current Mode – nothing needs to be adjusted. The temperature measurement result can be calculated and verified by using the following formulas (voltages referenced to VSS; r_{ADC} = ADC resolution in bits):

$$V_{\text{IN}_{CM}} = (V_{\text{BR}_{P}} + V_{\text{BR}_{N}}) / 2$$

T1 = $2^{r_{ADC}} * \{2.8 * [V_{IN_{CM}} / VDDA - 1/3] + 0.5 \}$

=> command "D1"

T1 AZ = $2^{r_{ADC}} * 0.5$

=> command "D5"

=> command "D9"

 $T1_AZC = T1 - T1AZ = 2^{r_{ADC}} * 2.8 * [V_{IN_{CM}} / VDDA - 1/3]$

Gain and offset in Bridge Current Mode are not programmable for acquiring temperature. The resolution of the temperature measurement can be calculated and verified by using the following formula:

 $ST_{TS_BCM} = ABS \left\{ \left[T1_AZC(V_{IN_CM_X})-T1_AZC(V_{IN_CM_Y})\right] / \left[V_{IN_CM_X} - V_{IN_CM_Y}\right] \right\} \quad [counts/V]$

 $ST_{TS_BCM} = 2^{r_{ADC}} * (2.8 / VDDA)$ [counts/V]

6.3. TEMP2 Measurements

The TEMP2 path is an additional path, which can be calibrated independent from the main path up to second order in the temperature and the signal (offset, gain and nonlinearity). **TEMP2 measurements cannot be used for bridge signal temperature calibration.**

ZSC31050 offers 4 modes for the TEMP2 measurements:

- Internal diode mode (CFGTMP:TAM2=00)
- External diode using pin IR_TEMP (CFGTMP:TAM2=01)
- Resistor mode using pin IR_TEMP (CFGTMP:TAM2=10)
- External voltage mode using IN3 pin (CFGTMP:TAM2=11)

6.3.1. Internal, External Diode and Resistor Mode

Refer to section 6.1 for adapting input constraints and the adjustments for internal/external diode and resistor.

6.3.2. External Voltage Mode (also called IN3-Measurement)

The external Voltage Mode realizes ratiometric signal measurement of an external half bridge (connected via **IN3** pin) or a voltage source referenced to an internal voltage divider or source.

Adjustable Parameters/Configurations

The **IN3 Mode** (CFGAPP:IN3M) defines the internal half bridge connection: as a reference potential or measurement mode for using IN3 as an input:

- "V->VDDA/2" VDDA/2 is used as reference potential (ratiometric measurement)
 - "V->V_{BG}" Bandgap voltage (approx. 1.23V) is used as a reference potential (non-ratiometric)
- "VDDA/2->V_{BG}" Supply voltage measurement mode divided supply voltage (VDDA) is measured referenced to bandgap voltage

Additional adjustment parameters:

- ADC-Range Shift IN3 (CFGAPP:ADRAIN3) defines the common mode range of the input signal and is used to adjust the AD converter range to the actual input signal range.
- **T2 Analog Gain** (CFGTMP:GAINT2) defines the gain for the differential signal between IN3 and the internal reference potential.

Table 6.7 IN3 Input Signal Range Depending on Mode and Gain

Mode		GT1	GT2	GT3	GT4
V->VDDA/2	min [%VDDA]	1.80/5	2.20/5	2.30/5	2.40/5
V->VDDA/2	max [%VDDA]	3.30/5	2.80/5	2.70/5	2.70/5
V->V _{BG}	min [V] at VDDA=5V	0.75	-	-	-
v->vBG	max [V] at VDDA=5V	2.05	-	-	-

Hint: The IN3 input signal ranges are roughly estimated and must be verified in detail in the application.

6.4. CMV Measurement

ZSC31050 offers a special method for sensor aging detection. The common mode voltage (CMV) of the sensor bridge is measured and compared with defined limits for this function. Limits are stored in registers 13_{HEX} (lower) and 14_{HEX} (upper). A CMV error is indicated if the CMV measurement result is lower than the value stored in register 13_{HEX} or higher than the value stored in register 14_{HEX} .

Limits can be expressed as a percentage of the CMV measurement result (command: "DB") or calculated directly with the CMV_AZC formula. When defining CMV limits, note that the CMV measurement result can drift in the temperature range depending on the temperature behavior of the sensor bridge.

The CMV measurement acquires the common mode voltage of the bridge (VINcm) and can be approximately calculated using following formula:

CMV_AZC = 2^RES * (2.8 * (VINcm/VDDA - 1/3) + 1/16) - T1AZ + 2^RES/2

with:

RES = Resolution in bits (RES = [9-15])

T1AZ = AZ readout of T1 Measurement ("D5" command)

VINcm = common mode voltage at input (shorted VINP and VINN)

VDDA = VDDA (supply) voltage

In the ideal case, T1AZ = RES/2:

CMV_AZC = 2^RES * (2.8 * (VINcm/VDDA - 1/3) + 1/16)

7 Additional Built-In Features

7.1. Internal Supply Regulator using an external FET

In non-ratiometric mode, the internal supply regulator can be used for controlling the VDDA supply voltage. The selection of the external regulation FET must be made by checking the droop and the regulation range under temperature conditions; parameter deviation of the external FET; and power consumption of the bridge and the ZSC31050.

Recommended FET types (JFET or N-Depletion) are

- DN3545: Recommended; used on the ZSC31050 Evaluation Kit Board
- BSS169: only 100V V_{DS}
- BSS149: a larger package
- BSP149: SOT-223-package

Note: Refer to the *ZSC31050 Data Sheet* for voltage regulator application circuit recommendations.

7.2. External Clock Input Option

Basically the ZSC31050 is clocked by an internally generated digital clock. Its frequency can be adjusted by EEPROM settings within a range of 1 to 4MHz. External clock frequency is specified in the same range.

The ZSC31050 also supports external clocking via the IN3 pin. For example, the external clocking can be used to enable a synchronized mode of working or a precise PWM frequency.

This mode must be enabled by EEPROM setting.

Table 7.1 External Clock Specification

Nr.	Parameter	Symbol	Min	Тур	Max	Unit	Conditions
1	External clock frequency	f _{clkext}	0.1		4	MHz	<800kHz accuracy derated
2	Clock LOW/HIGH time	t _{clkext_LOW/HIGH}	125			μs	
3	Clock fall/rise time	t _{clkext_R/F}			1	μs	
4	Input-High-Level	V _{clkext_} HIGH	0.7		1	VDDA	
5	Input-Low-Level	$V_{\text{clkext}_\text{LOW}}$	0		0.3	VDDA	

7.3. Clock Frequency Measurement and Adjust

Following principle can be used for measurement of the internal clock frequency:

- Configure an output (OUT pin or IO1 pin) as a PWM output and adjust the PWM correlating to external measurement constraints, possibilities, and required accuracy.
- Measure the PWM period.
- Calculate internal clock frequency using the following clock frequency formula.

$$f_{CLK} = \frac{2^{r_{PWM}} * PWM_{CLK_DIV}}{t_{PWM} \text{ period}}$$

PWM resolution (CFGOUT:PWMRES) PWM clock divider (CFGOUT:PWMD)

Measured PWM period time

8 Related Documents

Document			
ZSC31050 Feature Sheet			
ZSC31050 Data Sheet			
ZSC31050 Evaluation Kit Description			
ZSC31050 Application Note—Current Loop *			
ZSC31050 Application Note—Temperature Sensing with Thermocouples *			
ZSC31050 Application Note-0-10V Output			
ZSC31050 Application Note—RTD *			
ZSC31xxx Application Note—External Protection Circuitry			
SSC Application Note—Single Ended Input *			
ZSC31050 Bandwidth Calculation Spread Sheet			

Visit the product page for the ZSC31050 (<u>www.IDT.com/ZSC31050</u>) or contact your nearest sales office for the latest version of these documents.

* Note: Documents marked with an asterisk (*) require a free customer login account.

9 Glossary

Term	Description
ADC	Analog-to-Digital Converter
СМ	Command Mode
CMC	Calibration Microcontroller
CMV	Common Mode Voltage
DAC	Digital-to-Analog Converter
DM	Diagnostic Mode
EEPROM	Electrically Erasable Programmable Read Only Memory
MSB	Most Significant Bit
NOM	Normal Operation Mode
OWI	One Wire Interface
OUT	Analog Output Pin
Р	Pressure or Bridge Sensor Measurand (in equations)
PWM	Pulse Wide Modulation
RAM	Random-Access Memory
ROM	Read Only Memory
SCC	Sensor Connection Check
SIF	Serial Interface
TS	Temperature Sensor
XZC	eXtended Zero Compensation

10 Revision History

Date	Description		
June 18, 2021	Updated descriptions of PETS2 and TAM2 in Configuration Word CFGTMP		
April 29, 2020	Corrected the Measurand equation in "AD Conversion"		
September 24, 2019	Updated Figure 4.3, Figure 4.4, Figure 4.7, and Figure 4.8.		
April 26, 2016	Changed to IDT branding.		
June 23, 2015	Edits for section 3.2.3 and correction for "Switch off threshold A _{OFF} " formula in Table 3.4. Update for EEPROM defaults in Table 5.1. Update for contact information. Minor edits for consistency.		
November 4, 2013	Update to Table 4.5 for notes for the SET_DAC command (60 _{HEX}). Updates to Table 1.1 for the AOUT behavior for Sensor Connection error after reset.		
October 14, 2013	VDDA coding for fine adjustment updated. XZC function updated. ADC calculation formula corrected according to the Range Shift definition.		
June 5, 2012	CFGCYC:OWIWIND modified to CFGSIF:OWIWIND		
July 1, 2010	Updated imagery on cover page. Corrected "AZC" for command in Table 4.6. Renamed ZMD31050 to ZSC31050. Added information about Dx commands in section 4.5. Minor edits for cross-references.		
May 6, 2010	Wrong title in header corrected		
May 2010	Inserted new drawings for Figure 4.3, Figure 4.4, Figure 4.7, Figure 4.8, Figure 4.7. Exchanged ZACwireTM to OWI (section 4.3.4). Section 9: Extended glossary. Added parameter tSPI_HD_SS in Table 4.4. Adjusted to new ZMDI template.		
November 2009	Changed default EEPROM settings since modified test program is used formatting and linking issues solved. Bit 3 of EEPROM/RAM address 24 restored. Content of Table 6.4: ZSC31050D VDDA=3V: Input signal range VIN_DIFF_T at using an external diode (to VSS) corrected. Content of Table 1.1: Error Codes corrected.		
October 2009	Update for "Related Documents" and "Document Revision History" so that information is included in table. Change to ZMDI denotation.		
September 2009	Adjustment to new ZMDI template.		

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Disclaimer Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.