## Renesns 9FGV1006 Register Descriptions and Programming Guide

## Register Descriptions

The register descriptions section describes the behavior and function of the customer-programmable non-volatile-memory registers in the 9FGV1006 clock generator.

For details of product operation, refer to the product datasheet.

## 9FGV1006 Clock Register Set

The device contains volatile (RAM) 8-bit registers and non-volatile 8-bit registers (Figure 1). The non-volatile registers are One-Time Programmable (OTP) and will be pre-programmed at the factory with a custom dash-code configuration.
The device operates according to settings in the RAM registers. At power-up a pre-programmed configuration is transferred from OTP to RAM registers. The device behavior can then be modified by reprogramming the RAM registers through $I^{2} \mathrm{C}$.
The device can start up in " $\left.\right|^{2} \mathrm{C}$ mode" or in "Hardware Select Mode", depending upon the status of the REFO_SEL_I2C\# pin at power up. Also see the datasheet. $I^{2} C$ access is only possible when the device has started up in $I^{2} C$ mode. Startup in $I^{2} C$ mode is default when no pull-up is added to the REFO_SEL_I2C\# pin. Pre-programming settings determine which of the 4 OTP banks is loaded into RAM registers at power up in $I^{2} \mathrm{C}$ mode. Using I2C commands the configuration can be changed and there are also commands to reload a configuration from a different OTP bank.

Figure 1. Register Maps

## OTPBanks



## User Configuration Selection

At power-up, the voltage at REFO_SEL_I2CB pin 23 is latched by the part and used to select the state of SELO/SCL and SEL1/SDA pins (Table 1).
When a weak pull-up (10k $\Omega$ ) is placed on REF0_SEL_I2C\#, the SEL0/SCL and SEL1/SDA pins will be configured as hardware select inputs, SELO and SEL1. Connecting SELO and SEL1 to VDDD and/or GND selects one of 4 configuration register sets, CFG0 through CFG3, which is then loaded into the non-volatile configuration registers to configure the clock synthesizer. The CFG0 through CFG3 configurations are preprogrammed at the factory according to customer specifications and assigned a specific (dash) part number.

When a weak pull-down is placed on REFO_SEL_I2C\# (or when it is left floating to use internal pull-down), the pins SELO and SEL1 will be configured as an $I^{2} \mathrm{C}$ interface's SDA and SCL slave bus. Configuration register set CFGO is commonly loaded into the non-volatile configuration registers to configure the clock synthesizer but the device can be configured to load any of the other configurations. The host system can use the $I^{2} \mathrm{C}$ bus to update the volatile RAM registers to change the configuration, and to read status registers.

Table 1. Power-Up Setting of Hardware Select Pin vs $I^{2} C$ Mode, and Default OTP Configuration Register

| REF0_SEL_I2CB Strap at <br> Power-Up | SEL1/SDA pin | SELO/SCL pin | Function |
| :---: | :---: | :---: | :--- |
| $10 \mathrm{k} \Omega$ pull-up | 0 | 0 | OTP bank CFG0 used to initialize RAM configuration registers. |
|  | 0 | 1 | OTP bank CFG1 used to initialize RAM configuration registers. |
|  | 1 | 0 | OTP bank CFG2 used to initialize RAM configuration registers. |
|  | 1 | 1 | OTP bank CFG3 used to initialize RAM configuration registers. |
| $10 \mathrm{k} \Omega$ pull-down or floating | SDA | SCL | $I^{2} C$ bus enabled to access registers. |

## $I^{2} C$ Interface and Register Access

When powered up in $I^{2} \mathrm{C}$ mode, the device allows access to internal RAM registers. The default device address is $0 \times \mathrm{DO}$ for 8 bits or $0 \times 68$ for 7 bits. The device can be preprogrammed for addresses in the range 0xD0-D2-D4-D6 for 8 bits or $0 \times 68-69-6 \mathrm{~A}-6 \mathrm{~B}$ for 7 bits. The device acts as a slave device on the $I^{2} \mathrm{C}$ bus using one of the four $I^{2} \mathrm{C}$ addresses to allow multiple devices to be used in the system. The interface accepts byte-oriented block write and block read operations. Two address bytes specify the register address of the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first). Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data will not be moved into the registers until the STOP signal is received, at which point, all data received in the block write will be written simultaneously in the registers.
For full electrical ${ }^{2} \mathrm{C}$ compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-up resistors have a size of 100k typical.

Figure 2. $I^{2} \mathrm{C} R / W$ Sequence
Current Read

| S | DevAddr $+R$ | A | Data 0 | A | Data 1 | A | 000 | A | Data n | Abar | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Sequential Read

| s | Dev Addr + W | A | Reg start Addr | A | Sr | Dev Addr + R | A | Data 0 | A | Data 1 | A | $\bigcirc 0$ | A | Datan | Abar | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Sequential Write

| S | Dev Addr + W | A | Reg start Addr | A | Data 0 | A | Data 1 | A | $\circ \circ \circ$ | A | Data n | A | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$S=s t a r t$
$\mathrm{Sr}=$ repeated start
A = acknowledge
Abar= none acknowledge
$P=$ stop

Table 2. RAM Overview

| Register Address | Function Description |
| :---: | :---: |
| 0x00 | Device $/{ }^{2} \mathrm{C}$ cettings. |
| 0x01 | REF output settings. |
| 0x02 |  |
| 0x03 | Reserved. |
| 0x04 |  |
| 0x05 |  |
| 0x06 | OUT1 output settings. |
| 0x07 |  |
| 0x08 |  |
| 0x09 | Reserved. |
| $0 \times 0 \mathrm{~A}$ |  |
| $0 \times 0 \mathrm{~B}$ |  |
| $0 \times 0 \mathrm{C}$ | OUTO output settings. |
| $0 \times 0 \mathrm{D}$ |  |
| $0 \times 0 \mathrm{E}$ |  |
| $0 \times 0 \mathrm{~F}$ | , |
| 0x10 | Fractional feedback divider (FFD) spread spectrum settings. |
| 0x11 | Fracional feedback dider (FID) spread spectum seting. |
| $0 \times 12$ | FFD integer value. |
| $0 \times 13$ | FFD fractional value |
| 0×14 | , fractionar value. |
| 0x15 |  |
| 0x16 | FFD spread spectrum settings. |
| $0 \times 17$ |  |
| 0x18 | FFD miscellaneous. |
| 0x19 |  |
| $0 \times 1 \mathrm{~A}$ | PLI miscollaneous. |
| 0x1B |  |
| $0 \times 1 \mathrm{C}$ |  |
| $0 \times 1 \mathrm{D}$ | PLL loop filter settings. |
| 0x1E |  |
| 0x1F | PLL feedback divider value. |

Table 2. RAM Overview

| Register Address |  |
| :---: | :--- |
| $0 \times 5$ Function Description |  |
| $0 \times 20$ |  |
| $0 \times 21$ | Integer output divider values. |
| $0 \times 22$ | Reserved. |
| $0 \times 23$ | Reserved. |
| $0 \times 24$ | Miscellaneous device settings. |
| $0 \times 25$ |  |

See Table 3 for details at the bit level.

Table 3. RAM Register Map

| Register Address |  | Register Bit | Default | Function Description |
| :---: | :---: | :---: | :---: | :---: |
| Decimal | Hex |  |  |  |
| 00 | 0x00 | 7 | 0 | Device preprogrammed? $0=$ no, $1=$ yes . |
|  |  | [6.5] | 00 | ${ }^{2} \mathrm{C}$ device address. $00=0 \times \mathrm{D} 0 / 0 \times 68,01=0 \times \mathrm{D} 2 / 0 \times 69,10=0 \times \mathrm{D} 4 / 0 \times 6 \mathrm{~A}$, $11=0 \times D 6 / 0 \times 6 B^{1}$. |
|  |  | [4..2] | 00 | Reserved. |
|  |  | [1..0] | 00 | Load configuration number at power-up ${ }^{2}$. |
| 01 | 0x01 | [7..6] | 11 | Enable REF outputs: $0 x=$ REF0 disabled (unused), 1x = REF0 enabled. |
|  |  | 5 | 0 | Reserved. |
|  |  | 4 | 0 | Behavior when REF is unused: $0=$ Logic " 0 ", $1=$ High impedance (tri-state). |
|  |  | [3.2] | 11 | REF outputs power supply voltage: $00=01=1.8 \mathrm{~V}, 10=2.5 \mathrm{~V}, 11=3.3 \mathrm{~V}$. |
|  |  | [1..0] | 11 | Reserved. |
| 02 | 0x02 | [7..0] | 8F-hex | Reserved. |
| 03 | 0x03 | [7..0] | 01-hex | Reserved. |
| 04 | 0x04 | [7..0] | 44-hex | Reserved. |
| 05 | 0x05 | 7 | 1 | Enable OUT1: 0 = disabled (unused), 1 = enabled. |
|  |  | [6.4] | 000 | OUT1 configuration: <br> $000=$ LP-HCSL, Low-power HCSL. <br> 001 = CMOS1, Single-ended CMOS on true output pin. <br> 011 = LVDS. <br> $100=$ CMOS2, Single-ended CMOS on complementary output pin. <br> 101 = CMOSD, Differential CMOS. <br> 111 = CMOSP, Two single-ended CMOS outputs, in-phase. <br> 010 and 110 are not used. |
|  |  | [3..2] | 11 | OUT1 power supply voltage: $00=01=1.8 \mathrm{~V}, 10=2.5 \mathrm{~V}, 11=3.3 \mathrm{~V}$. |
|  |  | [1..0] | 11 | Reserved. |

## Renesns

Table 3. RAM Register Map (Cont.)

| Register Address |  | Register Bit | Default | Function Description |
| :---: | :---: | :---: | :---: | :---: |
| Decimal | Hex |  |  |  |
| 06 | 0x06 | 7 | 0 | Reserved. |
|  |  | 6 | 0 | Behavior when OUT1 is unused: $0=$ Logic " 0 ", $1=$ High impedance (tri-state). |
|  |  | 5 | 1 | OUT1 LP-HCSL slew rate control: $0=$ slow, $1=$ fast. |
|  |  | 4 | 1 | OUT1 LP-HCSL impedance control: $0=85 \Omega$ differential, $1=100 \Omega$ differential. |
|  |  | [3..0] | 0001 | OUT1 LP-HCSL amplitude control: 650 mVpp at $0000-950 \mathrm{mVpp}$ at 1111. |
| 07 | 0x07 | 7 | 0 | Reserved. |
|  |  | [6..4] | 101 | OUT1 LVDS common mode control: $8 \mu \mathrm{~A}$ at $000-11.5 \mu \mathrm{~A}$ at 111. |
|  |  | 3 | 0 | Reserved. |
|  |  | [2..0] | 100 | OUT1 LVDS amplitude control: $30 \mu \mathrm{~A}$ at $000-65 \mu \mathrm{~A}$ at 111. |
| 08 | 0x08 | [7..0] | 8F-hex | Reserved. |
| 09 | 0x09 | [7..0] | 01-hex | Reserved. |
| 10 | 0x0A | [7..0] | 44-hex | Reserved. |
| 11 | 0x0B | 7 | 1 | Enable OUTO: 0 = disabled (unused), 1 = enabled. |
|  |  | [6..4] | 000 | OUT0 configuration: <br> $000=$ LP-HCSL, Low-power HCSL. <br> $001=$ CMOS1, Single-ended CMOS on true output pin. <br> 011 = LVDS. <br> $100=$ CMOS2, Single-ended CMOS on complementary output pin. <br> 101 = CMOSD, Differential CMOS. <br> 111 = CMOSP, Two single-ended CMOS outputs, in-phase. <br> 010 and 110 are not used. |
|  |  | [3.2] | 11 | OUTO power supply voltage: $00=01=1.8 \mathrm{~V}, 10=2.5 \mathrm{~V}, 11=3.3 \mathrm{~V}$. |
|  |  | [1..0] | 11 | Reserved. |
| 12 | Ox0C | 7 | 0 | Reserved. |
|  |  | 6 | 0 | Behavior when OUT0 is unused: $0=$ Logic " 0 ", $1=$ High impedance (tri-state). |
|  |  | 5 | 0 | OUTO LP-HCSL slew rate control: $0=$ slow, $1=$ fast. |
|  |  | 4 | 0 | OUTO LP-HCSL impedance control: $0=85 \Omega$ differential, $1=100 \Omega$ differential. |
|  |  | [3.0] | 0001 | OUT0 LP-HCSL amplitude control: 650mVpp at 0000-950mVpp at 1111. |
| 13 | 0x0D | 7 | 0 | Reserved. |
|  |  | [6..4] | 100 | OUTO LVDS common mode control: $8 \mu \mathrm{~A}$ at $000-11.5 \mu \mathrm{~A}$ at 111. |
|  |  | 3 | 0 | Reserved. |
|  |  | [2..0] | 100 | OUT0 LVDS amplitude control: $30 \mu \mathrm{~A}$ at $000-65 \mu \mathrm{~A}$ at 111. |

## Renesns

Table 3. RAM Register Map (Cont.)

| Register Address |  | Register Bit | Default | Function Description |
| :---: | :---: | :---: | :---: | :---: |
| Decimal | Hex |  |  |  |
| 14 | Ox0E | 7 | 1 | Crystal oscillator LDO: 0 = disabled, 1 = enabled. |
|  |  | 6 | 0 | Reserved. |
|  |  | [5..0] | 000101 | Crystal oscillator X1 pin capacitance: Cap $(\mathrm{pF})=10+0.44 \times$ Bits[4..0] +7.04 $\times$ Bit[5]. <br> See section Crystal Load Capacitance Registers for crystal oscillator load capacitance configuration. |
| 15 | 0x0F | 7 | 1 | Crystal oscillator circuit: 0 = Disabled, 1 = Enabled. |
|  |  | 6 | 0 | Reserved. |
|  |  | [5..0] | 000101 | Crystal oscillator X2 pin capacitance: $\operatorname{Cap}(\mathrm{pF})=7.98+0.442 \times$ Bits[4..0] + $7.072 \times \operatorname{Bit}[5]$. |
| 16 | $0 \times 10$ | 7 | 0 | Fractional feedback divider (FFD) spread spectrum: $0=$ disabled, $1=$ enabled. |
|  |  | [6..4] | 000 | Reserved. |
|  |  | [3..0] | 0000 | FFD spread spectrum period, bits[11..8]. See section Fractional Feedback Divider and Spread Spectrum for spread spectrum configuration. |
| 17 | $0 \times 11$ | [7..0] | 00-hex | FFD spread spectrum period, bits[7..0]. |
| 18 | $0 \times 12$ | [7..0] | OC-hex | FFD integer value. See section Fractional Output Divider Configuration for fractional feedback divider configuration. |
| 19 | $0 \times 13$ | [7..0] | 80-hex | FFD fractional value, bits[15..8]. |
| 20 | 0x14 | [7..0] | 00-hex | FFD fractional value, bits[7..0]. |
| 21 | 0x15 | [7..0] | 00-hex | FFD spread spectrum step, bits[15..8]. |
| 22 | 0x16 | [7..0] | 00-hex | FFD spread spectrum step, bits[7..0]. |
| 23 | $0 \times 17$ | [7..0] | 00-hex | Reserved. |
| 24 | $0 \times 18$ | 7 | 1 | FFD reset-B: $0=$ hold FFD in reset mode, $1=$ release FFD. Toggle to 0 and back to 1 to apply a reset or restart of the FFD. |
|  |  | [6..2] | 00000 | Reserved. |
|  |  | 1 | 0 | FFD integer mode: $0=$ use fractional settings for a fractional feedback divider value. <br> 1 = run feedback divider in integer mode in case the value is an integer (for best performance). |
|  |  | 0 | 1 | Enable FFD: $0=\mathrm{FFD}$ is disabled, $1=\mathrm{FFD}$ is enabled. |
| 25 | $0 \times 19$ | [7..0] | 00-hex | Reserved. |

## Renesns

Table 3. RAM Register Map (Cont.)

| Register Address |  | Register Bit | Default | Function Description |
| :---: | :---: | :---: | :---: | :---: |
| Decimal | Hex |  |  |  |
| 26 | $0 \times 1 \mathrm{~A}$ | 7 | 1 | PLL, VCO band calibration start. Toggle to 0 and back to 1 to trigger a calibration. <br> The calibration engages at the moment the bit moves from 0 to 1 . The calibration finds the optimum VCO band for the current VCO frequency. |
|  |  | 6 | 0 | Override VCO band: $0=$ use calibrated VCO band, 1 = use VCO band value in bits [5..0]. |
|  |  | [5..0] | 100000 | VCO band value. See bit 6. |
| 27 | $0 \times 1 B$ | 7 | 1 | Enable VCO: 0 = VCO disabled, 1 = VCO enabled. |
|  |  | 6 | 1 | Enable charge pump: $0=\mathrm{CP}$ disabled, $1=\mathrm{CP}$ enabled. |
|  |  | 5 | 1 | Enable PLL bias: $0=$ PLL bias disabled, $1=$ PLL bias enabled. |
|  |  | 4 | 1 | Bypass $3^{\text {rd }}$ pole in loop filter: $0=$ use $3^{\text {rd }}$ pole, $1=3^{\text {rd }}$ pole bypassed. |
|  |  | [3..0] | 1100 | Reserved. |
| 28 | 0x1C | [7..4] | 1010 | Loop filter R-zero value. |
|  |  | [3..0] | 1111 | Reserved. |
| 29 | $0 \times 1 \mathrm{D}$ | [7..0] | 00-hex | Reserved. |
| 30 | 0x1E | [7..4] | 0000 | Reserved. |
|  |  | [3..0] | 1010 | Charge pump current, 0 to $750 \mu \mathrm{~A}$ with step of $50 \mu \mathrm{~A}$. |
| 31 | $0 \times 1 \mathrm{~F}$ | [7..0] | 32-hex | Reserved. |
| 32 | 0x20 | [7..0] | 19-hex | Reserved. |
| 33 | 0x21 | [7..0] | 19-hex | Integer output divider value, bits [7..0]. |
| 34 | 0x22 | [7..4] | 0000 | Integer output divider value, bits [11..8]. |
|  |  | [3..0] | 0000 | Reserved. |
| 35 | 0x23 | [7..0] | 00-hex | Reserved. |
| 36 | 0x24 | [7..0] | F1-hex | Reserved. |
| 37 | 0x25 | 7 | 0 | Reserved. |
|  |  | 6 | 1 | Enable Integer output divide: $0=$ disabled, 1 = enabled. |
|  |  | 5 | 1 | Enable crystal frequency doubler: $0=$ disabled, 1 = enabled. |
|  |  | [4..3] | 01 | Reserved. |
|  |  | 2 | 1 | Integer output divide enable: 0 = disabled, 1 = enabled. |
|  |  | [1..0] | 01 | Reserved. |

${ }^{1}$ To be able to read this info you already need to know the device address.
${ }^{2}$ These two bits show the configuration number 0~3 that will be loaded from OTP into registers at power up. When changing these bits through $I^{2} \mathrm{C}$ you instruct the chip to load another configuration from OTP. This is useful for switching between OTP configurations when in $I^{2} \mathrm{C}$ mode. This method is also used to step through each configuration for reading back OTP contents.

## Block Diagram

Figure 3. 9FGV1006 Block Diagram


## Equations:

FVCO $=$ FCRYSTAL $\times$ Doubler $\times($ Fractional Feedback Divider $\times 2$ )(see registers $0 \times 10-0 \times 19)$.
FOUT0 $=$ FOUT1 $=$ FVCO $/$ Integer Divider (see registers $0 \times 21$ and 0x22).
Doubler is $\times 2$ when enabled and $\times 1$ when disabled.
The total feedback divider value is the fractional counter settings with an additional $\times 2$.

## Limits:

FCRYSTAL: 10MHz-40MHz
FVCO: $2300 \mathrm{MHz}-2600 \mathrm{MHz}$
Integer Output Divider: 8-4095
Feedback Divider: 12-255

## Fractional Output Divider Configuration

The Fractional feedback divider (FFD) is composed of an 8 -bit integer portion (address $0 \times 12$ ) and a 16-bit fractional portion (addresses $0 \times 13$ and $0 \times 14$ ).
FFD value $P=\operatorname{INT}(P)+\operatorname{FRAC}(P)=$ FVCO $/$ FPFD
FFD Integer [7..0] = DEC2HEX(INT(P)) (2)
The FFD divides the VCO frequency FVCO down to the phase-frequency detector frequency FPFD. Note the additional divide by 2 , so $\mathrm{F}_{\mathrm{PFD}}=\mathrm{F}_{\mathrm{VCO}} /(2 \times \mathrm{P})$.
Convert $\operatorname{FRAC}(P)$ to hex with Eq. 2 where ROUND2INT means to round to the nearest integer. The round-off error of $P$ in ppm is the output frequency error in ppm.
FFD fraction [15..0] = DEC2HEX(ROUND2INT(216×FRAC(P)))

Example: Assume a 25 MHz crystal, 122.88 MHz output clocks and the VCO frequency is $20 \times 122.88 \mathrm{MHz}=2457.6 \mathrm{MHz}$.
The phase frequency detector frequency $\mathrm{F}_{\text {PFD }}=2 \times 25 \mathrm{MHz}=50 \mathrm{MHz}$ and the FFD value is $2457.6 / 2 / 50=24.576$.
The integer portion is 24 , so address $0 \times 12$ will be 18 -hex. The fractional portion is 0.576 .
FFD Fraction [15..0] = DEC2HEX(ROUND2INT(216×0.576) $=\operatorname{DEC2HEX}(\operatorname{ROUND2INT}(37748.736))=\operatorname{DEC2HEX}(37749)=9375$.
Address $0 \times 13=93$-hex and address $0 \times 14=75$-hex.
There is a small error from the rounding. The actual FFD value is $24+37749 / 216=24.576004028$. The rounding error is $24.576004028 / 24.576-1=0.16 \mathrm{ppm}$.

## Fractional Feedback Divider and Spread Spectrum

Spread spectrum capability is contained within the Fractional-N feedback divider associated with the PLL. When applied, triangle wave modulation of any spread spectrum amount, SS\%AMT up to $\pm 2.5 \%$ center spread and $-5 \%$ down spread between 30 and 63 kHz may be generated, independent of the output clock frequency. Five variables define spread spectrum in the FFD (see Table 4).

Table 4. Spread Spectrum Variables in the FFD

| Name | Function | RAM Register | Note |
| :---: | :---: | :---: | :---: |
| SS Enable | Spread spectrum control enable | 0x10 [7]. | When SS Enable $=0$, contents of Period and Step registers are Don't Care. <br> When SS Enable $=1$, enables the spread spectrum modulation. |
| FOD Integer | Integer portion of the FOD value $P$ | $0 \times 12$ [7..0]. | See equations 4 and 5 below. |
| FOD Fraction | Fractional portion of the FOD value P | $\begin{aligned} & 0 \times 13[7 . .0]=\text { Fraction [15..8]. } \\ & 0 \times 14[7 . .0]=\text { Fraction [7...]. } \end{aligned}$ | See equations 4 and 5 below. |
| SS Period | Spread spectrum modulation period | $\begin{aligned} & 0 \times 10[3 . .0]=\operatorname{Period}[11 . .8] . \\ & 0 \times 11[7 . .0]=\text { Period }[7 . .0] . \end{aligned}$ | Total 12-bits for the period. <br> Defined as half the reciprocal ofthe modulation frequency and measured in cycles of the FFD output frequency. See equation 6 below. |
| SS Step | Modulation step size | $\begin{aligned} & 0 \times 15[7 . .0]=\operatorname{Step}[15.8] . \\ & 0 \times 16[7 . .0]=\text { Step [7..0]. } \end{aligned}$ | Sets the time rate of change ortime slope of the output clockfrequency. See equation. 8 below. |

## Equations:

To calculate the spread spectrum registers, first determine the value in decimal of the FFD output divider $P$. The value of $P$ will be the top of the triangle modulation wave. In case of Down Spread, this is perfect so we can use $P$ as is. In case of Center Spread, we need to offset $P$.

## Down spread:

- FFD value $P=I N T(P)+\operatorname{FRAC}(P)=F V C O /(2 \times F P F D)$
- See equations 2 and 3 in section Fractional Output Divider Configuration for address $0 \times 12,0 \times 13$ and $0 \times 14$ settings.


## Center spread:

- FFD value $P=\operatorname{INT}(P)+\operatorname{FRAC}(P)=(1-S S \% / 200) \times(F V C O /(2 \times F P F D)) \quad$ (5)
- Note that the SS\% value is the peak-to-peak value. so with $\pm 1.0 \%$ center spread, the SS\% value is $2.0 \%$

Consider one cycle of down spread triangular modulation; the FFD value is ramped down linearly from the $P$ value followed by a linear ramp back up to the value of $P$. The modulated value of the FFD is always smaller than or equal to the value of $P$.

Figure 4. Spread Step and Period


The SS modulation period is defined as the amount of time steps it takes for the triangle to move from its lowest to its highest point. The period is essentially half of the modulation cycle or modulation rate. One time step is defined as one cycle of the output frequency FOUT. The period register setting needs to be half of the period decimal value, so essentially $1 / 4$ of the modulation cycle.

Period (decimal) $=$ FPFD $/(2 \times$ FSS $)(6)$
Period [11..0] = DEC2HEX(ROUND2INT(Period(decimal) / 2)) (7)
Given the required spread percentage and the period value, the step size is calculated as:
Step (decimal) $=(S S \% / 100) \times \mathrm{P} /$ Period (8)
Step [15..0] = DEC2HEX(ROUND2INT(224 $\times$ Step(decimal))) (9)

## Example 1 with down spread (= default configuration):

FVCO $=2500 \mathrm{MHz}, \mathrm{FCLOCK}=100 \mathrm{MHz}$ with $-0.5 \%$ down spread and 31.5 kHz modulation rate.
The crystal is 25 MHz and the doubler is enabled so FPFD $=25 \mathrm{MHz} \times 2=50 \mathrm{MHz}$.
FFD value $\mathrm{P}=($ FVCO $/(2 \times$ FPFD $))=(2500 /(2 \times 50))=25$.
FOD integer $[7 . .0]=\operatorname{DEC2HEX}(25)=19$-hex.
FOD fraction [15..0] = DEC2HEX(ROUND2INT (216×0)) $=\operatorname{DEC2HEX}(\operatorname{ROUND2INT}(0))=0000$ hex.
Period $($ decimal $)=$ FPFD $/(2 \times F S S)=50 /(2 \times 0.0315)=793.6508$.
Period [11:0] $=\operatorname{DEC2HEX}($ ROUND2INT(Period(decimal) $/ 2))=\operatorname{DEC2HEX}(397)=18 \mathrm{D}$ hex.
Step $($ decimal $)=(S S \% / 100) \times P /$ Period $=(0.5 / 100) \times 25 / 793.6508=1.575 \times 10-4$.
Step [15..0] = DEC2HEX(ROUND2INT(224 $\times$ Step(decimal))) $=\operatorname{DEC2HEX}(2642)=0 \mathrm{~A} 42$ hex.

## Example 2 with center spread:

FVCO $=2430 \mathrm{MHz}$, FOUT $=27 \mathrm{MHz}$ with $\pm 1.0 \%$ center spread and 31.5 kHz modulation rate.
The crystal is 25 MHz and the doubler is enabled so FPFD $=25 \mathrm{MHz} \times 2=50 \mathrm{MHz}$.
FFD value $P=(1-\mathrm{SS} \% / 200) \times($ FVCO $/(2 \times \mathrm{FPFD}))=(1+2.0 / 200) \times(2430 /(2 \times 50))=1.01 \times 24.3=24.543$.
FFD integer [7..0] $=\operatorname{DEC2HEX}(24)=18$-hex.
FFD fraction [15..0] = DEC2HEX(ROUND2INT(216×0.543)) $=\operatorname{DEC2HEX}(\operatorname{ROUND2INT}(35586.05))=8 \mathrm{~B} 02$ hex.
Period $($ decimal $)=$ FOUT $/(2 \times F S S)=50 /(2 \times 0.0315)=793.6508$.
Period [11:0] = DEC2HEX(ROUND2INT(Period(decimal) $/ 2))=\operatorname{DEC2HEX}(397)=18 \mathrm{D}$ hex.
Step $($ decimal $)=(S S \% / 100) \times P /$ Period $=(2.0 / 100) \times 24.543 / 793.6508=6.184836 \times 10-4$.
Step [15..0] $=\operatorname{DEC2HEX}($ ROUND2INT $(224 \times$ Step (decimal) $))=\operatorname{DEC2HEX}(10376)=2888$ hex.

## Crystal Load Capacitance Registers

Registers $0 \times 0 \mathrm{E}$ and $0 \times 0 \mathrm{~F}$ contain Crystal X1 and X2 Load capacitor settings that are used to add load capacitance to X1 and X2 (also known as XIN and XOUT) respectively.

Figure 5. Crystal Oscillator Circuit


Ci 1 and Ci 2 are on-chip capacitors that are programmable.
Cs is stray capacitance in the PCB and Ce is external capacitors for frequency fine tuning or for achieving load capacitance values beyond the range of the on-chip programmability. Consult the factory when adding Ce capacitors. The oscillator gain reduces with added capacitance and there may be crystal oscillator startup issues when adding too much capacitance.

All these capacitors combined make the load capacitance for the crystal.
Capacitance on pin XIN or X1: Cx1 = Ci1 + Cs1 + Ce1.
Capacitance on pin XOUT or X2: $\mathrm{Cx2}=\mathrm{Ci} 2+\mathrm{Cs} 2+\mathrm{Ce} 2$.
Total Crystal Load Capacitance $\mathrm{C}_{\mathrm{L}}=\mathrm{Cx} 1 \times \mathrm{Cx} 2 /(\mathrm{Cx} 1+\mathrm{Cx} 2)$.
For optimum balance and oscillator gain it is recommended to design $\mathrm{Cx1}=\mathrm{Cx2}$. In that case $\mathrm{C}_{\mathrm{L}}=\mathrm{Cx1} / 2=\mathrm{Cx2} / 2$.
The capacitance per pin X1 or X2 is: Cap $(\mathrm{pF})=7.98+0.442 \times$ Bits[4..0] $+7.072 \times$ Bit[ $[5]$.
This includes an estimated Cs1 $=$ Cs2 $=1.5 \mathrm{pF}$.
When designing $\mathrm{Cx}_{1}=\mathrm{Cx} 2$, the formula for CL is: $\mathrm{C}_{\mathrm{L}}(\mathrm{pF})=3.99+0.221 \times \operatorname{Bits}[4 . .0]+3.536 \times \operatorname{Bit}[5]$.
The minimum $C_{L}$ value at $C \times 1=C \times 2=' 000000 '$-binary $=3.99 \mathrm{pF}$.
The maximum $C_{L}$ value at $\mathrm{Cx}^{2}=\mathrm{Cx} 2=111111^{\prime}$-binary $=3.99+0.221 \times 31+3.536 \times 1=14.38 \mathrm{pF}$ (not counting Ce).
Example: For a crystal $C_{L}$ of $8 p F$, the registers can be programmed as follows:
$C_{L}(\mathrm{pF})=3.99+0.221 \times 18+3.536 \times 0=7.97 \mathrm{pF}$ (nearest to 8.0 pF ).
So for $\mathrm{C}_{\mathrm{L}}=8 \mathrm{pF}$ the recommended settings are $\mathrm{Cx} 1[5 . .0]=\mathrm{Cx} 2[5 . .0]=18$ or '01 0010'-binary.
Registers 0x0E = 0x0F = 92-hex ( $=$ '1001 0010' binary).
Note about precision: The above formulas use 0.001 pF resolution. This is to keep the calculations consistent. The actual accuracy is, at best, 0.1 pF due to process variations in the PCB and the 9FGV1006 chip.

## Revision History

| Revision Date |  |
| :--- | :--- |
| October 20, 2017 | Initial release. |

# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

