

# Product Advisory (PA)

Subject: Correction to the Renesas ISL70005SEH and ISL73005SEH Datasheets Publication Date: 1/10/2020 Effective Date: 1/10/2020

# **Revision Description:**

Initial Release

# **Description of Change:**

This notice if to inform you of datasheet corrections as below;

- 1. UVLO pin association changed from B\_VCC to L\_VCC.
- 2. Power Supply Biasing updated.
- 3. B\_COMP output voltage range in the Buck Error Amplifier Output updated.

Corrections are reflected in Appendix A of the notice.

Products Impacted by the change;

Renesas Part Number	Renesas Part Number	Renesas Part Number
ISL70005SEHDEMO1Z	ISL70005SEHF/SAMPLE	ISL70005SEHX/SAMPLE
ISL70005SEHEV2Z	ISL70005SEHVF	ISL73005SEHVF
ISL70005SEHF/PROTO	ISL70005SEHVX	ISL73005SEHVX

# Reason for Change:

Change corrects the datasheet to reflect the actual product performance. Details regarding the change are contained within Appendix A, for an updated datasheet please contact your local sales or marketing representative.

## Impact on fit, form, function, quality & reliability:

The change will have no impact on the form, fit, function, quality, reliability and environmental compliance of the devices.

## Product Identification:

There have been no changes to the product, this is a documentation correction only. There will be no change in the external marking of the packaged products.

Qualification status: Not Applicable, correction only Sample availability: 1/10/2020 Device material declaration: Available upon request

Questions or requests pertaining to this change notice, including additional data or samples, must be sent to Intersil within 30 days of the publication date.

 For additional information regarding this notice, place contact your regional charge coordinator (below)

 Americas: PCN-US@Renesas.COM
 Europe: PCN-EU@Renesas.COM
 Japan: PCN-JP@Renesas.COM
 Asia Pac: PCN-APAC@Renesas.COM



#### Appendix A:

## 1. UVLO pin association changed from B\_VCC to L\_VCC.

#### FROM:

#### 2.4.1 Buck Regulator Electrical Specifications

Unless otherwise noted, B\_VINx = B\_VCC = 3V to 5.5V; B\_GND = B\_PGNDx = 0V; B\_EN = 2.0V; B\_SYNC = B\_LXx = Open Circuit; B\_PG is pulled up to B\_VCC with a 3KD resistor; VREF is bypassed to L\_GND with a 22nF capacitor; B\_SS is bypassed to B\_GNDx with a 220nF capacitor;  $I_{OUT} = 0A$ ;  $T_A = T_J = +25^{\circ}C$ . Boldface limits apply across the operating temperature range, -55°C to +125°C, without irradiation. They also apply at -25°C after total ionizing dose of 100krad(\$I) with exposure at a high dose rate of <10mrad(\$I)/s.

Test Conditions	Min	Тур	Max	Unit			
Power Supply							
B_EN = 2V, 100kHz switching, B_LXx floating		10	15	mA			
B_EN - GND		0.6	3.0	mA			
Power-On Reset							
	2.6	2.8	2.95	V			
	2.45		2.80	V			
	75	175	420	mV			
	B_EN = 2V, 100kHz switching, B_LXx floating	B_EN - 2V, 100kHz switching, B_LXx floating B_EN - GND	B_EN - 2V, 100kHz switching, B_LXx floating         10           B_EN - GND         0.6           2.6         2.8           2.45         2.45	B_EN - 2V, 100kHz switching, B_LXx floating         10         15           B_EN - GND         0.6         3.0           2.6         2.8         2.95           2.45         2.80			

# TO:

#### 2.4.2 LDO Electrical Specifications

Unless otherwise noted, all parameters are guaranteed over the following specified conditions:  $C_{OUT} = 150\mu$ F tantaium,  $T_A = T_J = +25$ °C,  $I_L = 0A$ . Applications must follow thermal guidelines of the package to determine worst case junction temperature. See <u>"Applications</u>. Information" on page 31 and <u>TB379</u>. Boldface limits apply across the operating temperature range, -55°C to +125°C without irradiation. They also apply at +25°C affer total ionizing does of 100krad(\$1) with exposure at a high does rate of 50 to 300rad(\$1)/8 (ISL70005SEH only) or after total ionizing does of 75krad(\$1) with exposure at a low does rate of <10mrad(\$1)/8. Puise load techniques used by ATE to ensure  $T_J = T_A$ .

Parameter	Test Conditions	Min	Тур	Max	Unit						
DC Characteristics											
L_VIN Voltage Range	MIN ensured by L_VIN dropout testing	0.775		L_VCC	v						
L_OUT Voltage Range	MIN ensured by L_VIN dropout testing; MAX ensured by L_VCC dropout testing; L_EA+ = 0.600V	0.6		L_VCC - 1.5	v						
VREF Voltage		0.591		0.609	v						
Power-On Reset											
L_VCC Internal UVLO Rising Threshold		2.6	2.8	2.95	v						
L_VCC Internal UVLO Failing Threshold		2.45		2.80	V						
L_VCC Internal UVLO Hysteresis		75	175	420	mV						



## 2. Power Supply Biasing updated

#### FROM:

#### 5.1 Power Supply Biasing

It is necessary in application to have B\_VCC, L\_VCC, and B\_VIN biased to the same RMS DC voltage. A low pass filter can be placed on B\_VIN to B\_VCC and L\_VCC to provide noise filtering on the analog supplies. A 1 $\Omega$  resistor and 0.1 $\mu$ F capacitor on B\_VCC = L\_VCC to B\_GND = L\_GND is recommended. The B\_VCC and L\_VCC have input UVLO threshold as specified in the electrical specification table with a typical rising threshold of 2.8V. Below UVLO both the B\_LXx and L\_OUT output is high impedance. B\_VIN is the input to the buck synchronous power MOSFETs and L\_VIN is the input to the LDO upper NMOS FET. The recommended input voltage range of B\_VCC, L\_VCC, and B\_VIN is 3V to 5.5V. The recommended input voltage range of L\_VIN is from 1.0V to L\_VCC. There are no power sequencing requirements for the B\_VCC = L\_VCC = B\_VIN and L\_VIN power supplies.

### TO:

#### 5.1 Power Supply Biasing

It is necessary in application to have B\_VCC, L\_VCC, and B\_VIN biased to the same RMS DC voltage. A low pass filter can be placed on B\_VIN to B\_VCC and L\_VCC to provide noise filtering on the analog supplies. A 1 $\Omega$  resistor and 0.1 $\mu$ F capacitor on B\_VCC = L\_VCC to B\_GND = L\_GND is recommended. The L\_VCC input UVLO threshold is specified in the electrical specification table with a typical rising threshold of 2.8V. Below UVLO both the B\_LXx and L\_OUT output is high impedance. B\_VIN is the input to the buck synchronous power MOSFETs and L\_VIN is the input to the LDO upper NMOS FET. The recommended input voltage range of B\_VCC, L\_VCC, and B\_VIN is 3V to 5.5V. The recommended input voltage range of L\_VIN is from 1.0V to L\_VCC. There are no power sequencing requirements for the B\_VCC = L\_VCC = B\_VIN and L\_VIN power supplies.

## 3. B\_COMP output voltage range in the Buck Error Amplifier Output updated.

#### FROM:

#### 4.1.7 Buck Error Amplifier Output

The B\_COMP pin is the output of the error amplifier. The voltage on B\_COMP determines the duty cycle at B\_LXx. For voltage mode control, a Type III compensation network must be connected between B\_FB and B\_COMP to stabilize the feedback loop. See <u>"Buck Feedback Compensation Design" on page 36</u> for the design of the Type III compensator. The B\_COMP pin analog range is from 100mV to 1.4V that correlates to the B\_LXx duty cycle from minimum on-time to minimum off-time.

## TO:

#### 4.1.7 Buck Error Amplifier Output

The B\_COMP pin is the output of the error amplifier. The voltage on B\_COMP determines the duty cycle at B\_LXx. For voltage mode control, a Type III compensation network must be connected between B\_FB and B\_COMP to stabilize the feedback loop. See <u>"Buck Feedback Compensation Design" on page 36</u> for the design of the Type III compensator. The B\_COMP pin analog range is from 100mV to 0.4\*B\_VCC that correlates to the B\_LXx duty cycle from minimum on-time to minimum off-time.