Date: Jul. 31, 2018

## **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RZ*-A052A/E	Rev.	1.00
Title	RZ/T1 Group User's Manual: Hardware Collection for ATCM Wait Control Register		Information Category	Technical Notification		
		Lot No.				
Applicable Product	RZ/T1 Group	All lots	Reference Document	RZ/T1 Group User's N Rev1.40 R01UH0483EJ0140 R		ardware

Incorrect description regarding ATCM Wait Control Register (SYTATCMWAIT) have been found.

This document describes corrections for the incorrect description.

## 1.Detail of a correction

ige	Description  [Current description]  2.4.1 ATCM Wait Control Register (SYTATCMWAIT)							
Bit	it Symbol Bit Name Description			R/W				
b1, b0	ATCMWAIT[1:0]	ATCM Wait Setting *1	b1 b0 0 0: 1-wait with optimization 0 1: 1-wait without optimization 1 0: 0-wait 1 1: Setting prohibited	R/W				
b31 to b2	2 -	Reserved	These bits are read as 0. The write value should be 0.	R/W				
[Correct d		set when the frequency is	only when the CPU clock frequency is 450 MHz/600 MHz.					
			5					
Bit	Symbol	Bit Name	Description	R/W				
Bit b1, b0	Symbol ATCMWAIT[1:0]	ATCM Wait Setting *1	b1 b0 0 0: 1-wait with optimization 0 1: 1-wait without optimization 1 0: 0-wait	R/W R/W				
b1, b0	ATCMWAIT[1:0]	ATCM Wait Setting *1 Reserved	b1 b0 0 0: 1-wait with optimization 0 1: 1-wait without optimization 1 0: 0-wait					

frequency is 300 MHz/450 MHz.