

GreenPAK ™

SLG47105V Training Board LDO Design

General Description

Renesas SLG7RN46466 is a low power and small form device. The SoC is housed in a 2mm x 3mm STQFN package which is optimal for using with small devices.


Features

- Low Power Consumption
- Pb Free / RoHS Compliant
- Halogen Free
- STQFN 20 Package

Output Summary

2 Outputs - Push Pull 2X

Pin Configuration



STQFN-20 (Top view)


Pin name

Pin#	Pin name	Pin#	Pin name
1	VDD2_SEL	11	VDD2
2	NC	12	VBUS
3	NC	13	VDD2
4	NC	14	VDD2
5	NC	15	VBUS
6	NC	16	VDD2
7	VDD	17	AGND
8	SCL	18	3V
9	SDA	19	5V
10	NC	20	GND



SLG47105V Training Board LDO Design

Block Diagram





SLG47105V Training Board LDO Design

Pin Configuration

Pin#	Pin Name	Туре	Pin Description	Internal Resistor
1	VDD2_SEL	Digital Input	Digital Input with Schmitt trigger	10kΩ pullup
2	NC		Keep Floating or Connect to GND	
3	NC		Keep Floating or Connect to GND	
4	NC		Keep Floating or Connect to GND	
5	NC		Keep Floating or Connect to GND	
6	NC		Keep Floating or Connect to GND	
7	VDD	PWR	Supply Voltage	
8	SCL	Digital Input	Digital Input without Schmitt trigger	floating
9	SDA	Digital Input	Digital Input without Schmitt trigger	floating
10	NC		Keep Floating or Connect to GND	
11	VDD2	Analog Output	LDO VOUT Analog Output	floating
12	VBUS	Analog Input	LDO VIN Analog Input	floating
13	VDD2	Analog Output	LDO VOUT Analog Output	floating
14	VDD2	Analog Output	LDO VOUT Analog Output	floating
15	VBUS	Analog Input	LDO VIN Analog Input	floating
16	VDD2	Analog Output	LDO VOUT Analog Output	floating
17	AGND	AGND	Ground	
18	3V	Digital Output	Push Pull 2X	floating
19	5V	Digital Output	Push Pull 2X	floating
20	GND	GND	Ground	

Ordering Information

Part Number	Package Type
SLG7RN46466V	20-pin STQFN
SLG7RN46466V	20-pin STQFN - Tape and Reel (3k units)



SLG47105V Training Board LDO Design

Absolute Maximum Conditions

Parameter		Min.	Max.	Unit
Supply Voltage on VDD relative	to GND	-0.3	7	V
DC Input Voltage		GND - 0.5V	VDD + 0.5V	V
Maximum Average or DC Current (Through pin)	Push-Pull 2x		43	mA
Current at Input Pin	Current at Input Pin			mA
Input leakage (Absolute Val	ue)		1000	nA
Storage Temperature Rang	ge	-65	150	°C
Junction Temperature			150	°C
ESD Protection (Human Body Model)		2000		V
ESD Protection (Charged Device Model)		1300		V
Moisture Sensitivity Level	Moisture Sensitivity Level			

Electrical Characteristics

Symbol	Parameter	Condition/Note	Min.	Тур.	Max.	Unit
V_{DD}	Supply Voltage		2.3	3.3	5.5	V
T _A	Operating Temperature		-40	25	85	ç
C_VDD	Capacitor Value at VDD			0.1		μF
Cin	Input Capacitance			4		рF
lα	Quiescent Current	Static inputs and floating outputs		61		μΑ
Vo	Maximal Voltage Applied to any PIN in High-Impedance State				VDD+0.3	V
	Maximum Average or DC	T _J = 85°C			73	mA
I_{VDD}	Current Through VDD Pin (Per chip side, see Note 2)	T _J = 110°C			35	mA
	Maximum Average or DC	T _J = 85°C			152	mA
IGND	Current Through GND Pin (Per chip side, see Note 2)	T _J = 110°C			72	mA
		Logic Input	0.7xVDD		VDD+0.3	V
V _{IH}	HIGH-Level Input Voltage	Logic Input with Schmitt Trigger	0.8xVDD		VDD+0.3	V
		Logic Input	GND-0.3		0.3xVDD	V
V _{IL}	LOW-Level Input Voltage	Logic Input with Schmitt Trigger	GND-0.3		0.2xVDD	٧
		Push-Pull 2X, I _{OH} =100µA at VDD=2.5V	2.29	2.50		>
Vон	HIGH-Level Output Voltage	Push-Pull 2X, I _{OH} =3mA at VDD=3.3V	2.87	3.21		٧
		Push-Pull 2X, I _{OH} =5mA at VDD=5.0V	4.32	4.89		>
		Push-Pull 2X, I _{OL} =100µA, at VDD=2.5V		0.03	0.06	V
VoL	LOW-Level Output Voltage	Push-Pull 2X, I _{OL} =3mA, at VDD=3.3V		0.06	0.11	>
		Push-Pull 2X, I _{OL} =5mA, at VDD=5.0V		0.08	0.14	V



SLG47105V Training Board LDO Design

		Push-Pull 2X, V _{OH} =VDD-0.2V at VDD=2.5V	2.22	3.41		mA
Іон	HIGH-Level Output Current (Note 1)	Push-Pull 2X, V _{OH} =2.4V at VDD=3.3V	11.54	24.16		mA
		Push-Pull 2X, V _{OH} =2.4V at VDD=5.0V	41.46	68.08		mA
		Push-Pull 2X, VoL=0.15V, at VDD=2.5V	1.83	3.38		mA
loL	LOW-Level Output Current (Note 1)	Push-Pull 2X, V _{OL} =0.4V, at VDD=3.3V	9.75	16.49		mA
		Push-Pull 2X, VoL=0.4V, at VDD=5.0V	13.83	23.16		mA
RPULL_UP	Internal Pull Up Resistance	Pull up on PIN 1		10		kΩ
		At temperature 25°C	486.17	503.04	511.54	ms
T _{DLY0}	Delay0 Time	At temperature -40 +85°C (Note 3)	464.8	503.04	540.36	ms
		At temperature 25°C	38.75	40.08	40.78	ms
T _{DLY1}	Delay1 Time	At temperature -40 +85°C (Note 3)	37.04	40.08	43.07	ms
		At temperature 25°C	97.66	101.04	102.77	ms
T _{DLY2}	Delay2 Time	At temperature -40 +85°C (Note 3)	93.37	101.04	108.55	ms
		At temperature 25°C	2.9	3.02	3.13	ms
T _{DLY3}	Delay3 Time	At temperature -40 +85°C (Note 3)	2.77	3.02	3.3	ms
		At temperature 25°C	121.54	126.72	129.87	ms
T_{DLY4}	Delay4 Time	At temperature -40 +85°C (Note 3)	116.19	126.72	137.18	ms
		Low to High transition, at temperature 25°C	3737		3864	mV
.,	Analog Comparator0	Low to High transition, at temperature -40 +85°C (Note 3)	3714		3868	mV
V _{ACMP0}	Threshold Voltage	High to Low transition, at temperature 25°C	3735		3860	mV
		High to Low transition, at temperature -40 +85°C (Note 3)	3713		3864	mV
1000	I DOO gutmut valta sa	Vout0 voltage		3.00		V
LDO0	LDO0 output voltage	Vout1 voltage		VDD		V
Tsu	Startup Time	From VDD rising past PONTHR		1.3		ms
PONTHR	Power On Threshold	V _{DD} Level Required to Start Up the Chip	1.34	1.55	1.74	V
POFFTHR	Power Off Threshold	V _{DD} Level Required to Switch Off the Chip	1.05	1.25	1.45	V

- 1. DC or average current through any pin should not exceed value given in Absolute Maximum Conditions.
 2. The GreenPAK's power rails are divided in two sides. PINs 1, 2, 3, 4, 5 and 6 are connected to one side, PINs 8, 9, 10, 18 and 19 to another.
- 3. Guaranteed by Design.



SLG47105V Training Board LDO Design

I²C Specifications

Symbol	Parameter	Condition/Note	Min.	Тур.	Max.	Unit
FscL	Clock Frequency, SCL	$V_{DD} = (2.35.5) V$			400	kHz
tLOW	Clock Pulse Width Low	$V_{DD} = (2.35.5) V$	1300			ns
tніgн	Clock Pulse Width High	$V_{DD} = (2.35.5) V$	600			ns
	Input Filter Chike	$V_{DD} = 2.5V \pm 8\%$			168	ns
tı	Input Filter Spike Suppression (SCL, SDA)	$V_{DD} = 3.3V \pm 10\%$			157	ns
	Suppression (SCL, SDA)	$V_{DD} = 5.0V \pm 10\%$			156	ns
taa	Clock Low to Data Out Valid	$V_{DD} = (2.35.5) V$			900	ns
t _{BUF}	Bus Free Time between Stop and Start	V _{DD} = (2.35.5) V	1300			ns
thd_sta	Start Hold Time	$V_{DD} = (2.35.5) V$	600			ns
tsu_sta	Start Set-up Time	$V_{DD} = (2.35.5) V$	600			ns
thd_dat	Data Hold Time	V _{DD} = (2.35.5) V	0			ns
tsu_dat	Data Set-up Time	$V_{DD} = (2.35.5) V$	100			ns
t _R	Inputs Rise Time	$V_{DD} = (2.35.5) V$			300	ns
t⊧	Inputs Fall Time	$V_{DD} = (2.35.5) V$			300	ns
tsu_sto	Stop Set-up Time	$V_{DD} = (2.35.5) V$	600			ns
t _{DH}	Data Out Hold Time	$V_{DD} = (2.35.5) V$	50			ns

LDO Regulator Thermal Limitations

Symbol	Parameter	Condition/Note	Min.	Тур.	Max.	Unit
	Thermal Limitation	85 °C ambient, Total IC package			0.6	W
IC _{TL}		70 °C ambient, Total IC package			0.8	W
		Max Watt per LDO ¹			0.5	W
Chutdown	Thermal Shutdown ²		115	125	135	°C
Shutdown	Thermal Shutdown Recovery		90	100	110	°C

Note

LDO HP MODE Electrical Specifications

Symbol	Parameter	Condition/Note	Min.	Тур.	Max.	Unit
Іоит	Output Current Rating				600	mA
V _{IN}	Voltage Input		2.3		VDD	V
V_{DO}	Voltage Dropout			250	300	mV
ΔVουτ	Output Voltage Accuracy	over PVT of V _{OUT} > 1.5 V	-3		+3	%
Δνουτ	(see Note 1)	over PVT of V _{OUT} ≤ 1.5 V	-60		+60	mV
en	Noise Voltage (rms)	10 Hz to 100 kHz		75		μV
PSRR	Power Supply Rejection Ratio (see Note 2)	100 Hz to 100 kHz	TBD	50		dB
CTRR	Crosstalk Rejection Ratio	LDO0 to LDO1 regulation perturbation, and LDO2 to LDO3 perturbation at 0 to	TBD	50		dB

^{1.} Please note that Max Watt LDO multiplied by number of LDOs can easily exceed the Max Watt for the total IC package. In this case an external resistor should be used on LDO Vin to lower the voltage drop across the LDO Regulator.

^{2.}Lower Thermal shutdown levels may be achieved by using the temperature sensor and comparator.



SLG47105V Training Board LDO Design

		150 mA at 1 kHz at 1.8 V V _{оит}				
ΔV_{LINE}	Line Regulation	$V_{OUT} + 0.5 V < V_{IN} \le 5.5 V$	-1%		+1%	%/V
ΔV_{LOAD}	Load Regulation	1 mA < I _{ОUТ} < 150 mA			0.3	mV/ mA
ΔV_{TC}	V _{OUT} Temp Coefficient			100		ppm/ C
Cin	External Input Capacitor (see Note 2)		4			μF
Соит	External Output Capacitor		8			μF
t _{SS_0}	Soft Start Option 0 Time	V _{OUT} 5% to 95%	-20%	10	+20%	V/ms
t _{SS_1}	Soft Start Option 1 Time	V _{OUT} 5% to 95%	-20%	20	+20%	V/ms
t _{SS_2}	Soft Start Option 2 Time	V _{OUT} 5% to 95%	-30%	1.25	+30%	V/ms
t _{SS_3}	Soft Start Option 3 Time	V _{OUT} 5% to 95%	-30%	2.50	+30%	V/ms
SC	Short Circuit Protection		TBD	TBD	TBD	mΑ
twait	Wait Time	Time from EN=1 to V _{OUT} start rise		500		μs
R _D	Output Discharge Pull-down Resistance	EN=0, Dis_EN = 1		300		Ω

Note:

LDO Bypass Mode Electrical Specifications

Symbol	Parameter	Condition/Note	Min.	Тур.	Max.	Unit
Іоит	Current Rating			-	600	mA
Vin	Voltage Input		2.3		VDD	V
RDSon	MOSFET resistance	P-Channel with V _{IN} at 2.3		0.25		Ω
ΙQ	Quiescent Current	No load		-	4	μA

Chip address

HEX	BIN	DEC
0x08	0001000	8

^{1.} Accuracy specifies all the effects of line regulation (ΔV_{LINE}), load regulation (ΔV_{LOAD}), and temperature coefficient (ΔV_{TC}).

^{2.} X7R-type and X5R-type capacitors are recommended



SLG47105V Training Board LDO Design

I2C Description

1. I2C Basic Command Structure

Each command to the I2C Serial Communications block begins with a Control Byte. The bits inside this Control Byte are shown in Figure 1. After the Start bit, the first four bits are a control code, which can be set by the user in reg<1867:1864>. The Block Address is the next three bits (A10, A9, A8), which will define the most significant bits in the addressing of the data to be read ("1") or written ("0") by the command. This Control Byte will be followed by an Acknowledge bit (ACK).

With the exception of the Current Address Read command, all commands will have the Control Byte followed by the Word Address. The Word Address, in conjunction with the three address bits in the Control Byte, will define the specific data byte to be read or written in the command. Figure 1 shows this basic command structure.




Figure 1. I2C Basic Command Structure

2. I2C Serial General Timing

Shown in Figure 2 is the general timing characteristics for the I2C Serial Communications block.




Figure 2. I2C Serial General Timing



SLG47105V Training Board LDO Design

3. I2C Serial Communications: Read and Write Commands

Following the Start condition from the master, the Control Code [4 bits], the block address [3 bits] and the R/W bit (set to "0"), is placed onto the bus by the Bus Master. After the I2C Serial Communications block has provided an Acknowledge bit (ACK) the next byte transmitted by the master is the Word Address. The Block Address is the next three bits, and is the higher order addressing bits (A10, A9, A8), which when added to the Word Address will together set the internal address pointer in the SLG7RN46466 to the correct data byte to be written. After the SLG7RN46466 sends another Acknowledge bit, the Bus Master will transmit the data byte to be written into the addressed memory location. The SLG7RN46466 again provides an Acknowledge bit and then the Bus Master generates a Stop condition. The internal write cycle for the data will take place at the time that the SLG7RN46466 generates the Acknowledge bit.




Figure 3. I2C Write Command

The Random Read command starts with a Control Byte (with R/\overline{W} bit set to "0", indicating a write command) and Word Address to set the internal byte address, followed by a Start bit, and then the Control Byte for the read (exactly the same as the Byte Write command). The Start bit in the middle of the command will halt the decoding of a Write command, but will set the internal address counter in preparation for the second half of the command. After the Start bit, the Bus Master issues a second control byte with the R/\overline{W} bit set to "1", after which the SLG7RN46466 issues an Acknowledge bit, followed by the requested eight data bits.





Figure 4. I2C Random Read Command



SLG47105V Training Board LDO Design


Typical Application Circuit





SLG47105V Training Board LDO Design

Package Top Marking



XXXXX - Part ID Field: identifies the specific device configuration

DD – Date Code Field: Coded date of manufacture

LLL - Lot Code: Designates Lot #

C – Assembly Site/COO: Specifies Assembly Site/Country of Origin

RR - Revision Code: Device Revision

Datasheet Revision	Programming Code Number	Lock Status	Checksum	Part Code	Revision	Date
0.11	001	U	0xA62D7343	46466	AA	04/13/2023

Lock coverage for this part is indicated by $\sqrt{\ }$, from one of the following options:

 Unlocked							
Locked for read, bits <1535:0>							
Locked for write, bits <1535:0>							
Locked for write all bits							
Locked for read and write bits <1535:0>							
Locked for read bits <1535:0> and write of all bits							

The IC security bit is locked/set for code security for production unless otherwise specified.


The Programming Code Number is not changed based on the choice of locked vs. unlocked status.




SLG47105V Training Board LDO Design

Package Drawing and Dimensions

STQFN 20L 2x3mm 0.4P FCD Package JEDEC MO-220, Variation WECE





Marking View



BTM View

Unit: mm

Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
Α	0.50	0.55	0.60	D	2.95	3.00	3.05
A1	0.005	-	0.050	Е	1.95	2.00	2.05
A2	0.10	0.15	0.20	L	0.25	0.30	0.35
b	0.13	0.18	0.23	L1	0.35	0.40	0.45
е	(0.40 BSC		L2	0.175	0.225	0.275
S	C	.185 TYP					




SLG47105V Training Board LDO Design

Tape and Reel Specification

		Nominal	Max Units			Leader (min)		Trailer (min)		Таре	Part
Package Type	# of Pins	Package Size [mm]	per Reel	per Box	Reel & Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
STQFN 20L 2x3mm 0.4P FCD	20	2 x 3 x 0.55	3000	3000	178/60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width
	A0	В0	K0	P0	P1	D0	Е	F	W
STQFN 20L 2x3mm 0.4P FCD	2.2	3.15	0.76	4	4	1.5	1.75	3.5	8



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 3.30 mm³ (nominal). More information can be found at www.jedec.org.




SLG47105V Training Board LDO Design

Recommended Land Pattern

Exposed Pad (PKG face down)

Recommended Land Pattern (PKG face down)



Unit:um



SLG47105V Training Board LDO Design

Datasheet Revision History

Date	Version	Change
04/05/2023	0.10	New design for SLG46583 chip
04/13/2023	0.11	Updated Device Revision Table

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.