Overview

Description

The 74FCT162823T 18-bit high-speed, low-power bus interface register with clock enable (xCLKEN) and clear (xCLR) controls are ideal for parity bus interfacing in high-performance synchronous systems. The device can operate as two 9-bit registers or one 18-bit register. The 74FCT162823T offers low ground bounce, minimal undershoot, and controlled output fall times – reducing the need for external series terminating resistors. The 74FCT162823T operates at -40C to +85C

Features

  • A and C speeds
  • High-speed, low-power CMOS
  • Typical tSK(o) (Output Skew)
  • Low input and output leakage ?1 uA (max.)
  • VCC = 5V ±10%
  • Balanced Output Drivers of ±24mA
  • Reduced system switching noise
  • Typical VOLP (Output Ground Bounce)
  • Available in 56 pin SSOP and TSSOP packages

Comparison

Applications

Documentation

Design & Development

Models