

3.3 VOLT CMOS DUAL SyncFIFO™ DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18 and DUAL 4,096 x 18

IDT72V805 IDT72V815 IDT72V825 IDT72V835 IDT72V845

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

FEATURES:


- The IDT72V805 is equivalent to two IDT72V205 256 x 18 FIFOs
- The IDT72V815 is equivalent to two IDT72V215 512 x 18 FIFOs
- The IDT72V825 is equivalent to two IDT72V225 1,024 x 18 FIFOs
- The IDT72V835 is equivalent to two IDT72V235 2,048 x 18 FIFOs
- The IDT72V845 is equivalent to two IDT72V245 4,096 x 18 FIFOs
- Offers optimal combination of large capacity (8K), high speed, design flexibility, and small footprint
- Ideal for the following applications:
 - Network switching
 - Two level prioritization of parallel data
 - Bidirectional data transfer
 - Bus-matching between 18-bit and 36-bit data paths
 - Width expansion to 36-bit per package
 - Depth expansion to 8,192 words per package
- 10 ns read/write cycle time
- 5V input tolerant
- IDT Standard or First Word Fall Through timing
- Single or double register-buffered Empty and Full Flags

- Easily expandable in depth and width
- Asynchronous or coincident Read and Write Clocks
- Asynchronous or synchronous programmable Almost-Empty and Almost-Full flags with default settings
- Half-Full flag capability
- Output enable puts output data bus in high-impedance state
- High-performance submicron CMOS technology
- Available in a 128-pin thin quad flatpack (TQFP)
- Industrial temperature range (-40°C to +85°C) is available
- Green parts available, see ordering information

DESCRIPTION:

The IDT72V805/72V815/72V825/72V835/72V845 are dual 18-bit-wide synchronous (clocked) First-in, First-out (FIFO) memories designed to run off a 3.3V supply for exceptionally low power consumption. One dual IDT72V805/72V815/72V825/72V835/72V845 device is functionally equivalent to two IDT72V205/72V215/72V225/72V235/72V245 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins. These devices are very high-speed, low-power First-In,

FUNCTIONAL BLOCK DIAGRAM



IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SyncFIFO is a trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

MARCH 2018

DSC-4295/7

DESCRIPTION (CONTINUED)

First-Out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication.

Each of the two FIFOs contained in these devices has an 18-bit input and output port. Each input port is controlled by a free-running clock (WCLK), and an input enable pin (WEN). Data is read into the synchronous FIFO on every clock when WEN is asserted. The output port of each FIFO bank is controlled by another clock pin (RCLK) and another enable pin (REN). The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An Output Enable pin (\overline{OE}) is provided on the read port of each FIFO for three-state control of the output.

The synchronous FIFOs have two fixed flags, Empty Flag/Output Ready ($\overline{\text{EF}/\text{OR}}$) and Full Flag/Input Ready ($\overline{\text{FF}/\text{IR}}$), and two programmable flags, Almost-Empty ($\overline{\text{PAE}}$) and Almost-Full ($\overline{\text{PAF}}$). The offset loading of the programmable flags is controlled by a simple state machine, and is initiated

by asserting the Load pin (\overline{LD}) . A Half-Full flag (\overline{HF}) is available for each FIFO that is implemented as a single device.

There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through (FWFT) mode.


In IDT Standard Mode, the first word written to an empty FIFO will not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating $\overline{\text{REN}}$ and enabling a rising RCLK edge, will shift the word from internal memory to the data output lines.

In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A $\overline{\text{REN}}$ does not have to be asserted for accessing the first word.

These devices are depth expandable using a Daisy-Chain technique or First Word Fall Through (FWFT) mode. The $\overline{\text{XI}}$ and $\overline{\text{XO}}$ pins are used to expand the FIFOs. In depth expansion configuration, $\overline{\text{FL}}$ is grounded on the first device and set to HIGH for all other devices in the Daisy Chain.

The IDT72V805/72V815/72V825/72V835/72V845 are fabricated using high-speed submicron CMOS technology.

PIN CONFIGURATIONS



TQFP (PK128, ORDER CODE: PF) TOP VIEW

PIN DESCRIPTION

Symbol	Name	I/O	Description
DA0-DA17	Data Inputs DB0-DB17	I	Data inputs for an 18-bit bus.
RSA	Reset RSB	I	When \overline{RS} is set LOW, internal read and write pointers are set to the first location of the RAM array, \overline{FF} and \overline{PAF} go HIGH, and \overline{PAE} and \overline{EF} go LOW. A reset is required before an initial WRITE after power-up.
WCLKA WCLKB	Write Clock	I	When WEN is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
WENA WENB	Write Enable	I	When $\overline{\text{WEN}}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK When $\overline{\text{WEN}}$ is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the $\overline{\text{FF}}$ is LOW.
RCLKA	Read Clock RCLKB	ı	When REN is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.
RENA RENB	Read Enable	I	When $\overline{\text{REN}}$ is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When $\overline{\text{REN}}$ is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the $\overline{\text{EF}}$ is low.
ŌĒĀ	Output Enable OEB	I	When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high-impedance state.
LDA LDB	Load	ı	When \overline{LD} is LOW, data on the inputs D0–D11 is written to the offset and depth registers on the LOW-to-HIGH transition of the WCLK, when \overline{WEN} is LOW. When \overline{LD} is LOW, data on the outputs Q0–Q11 is read from the offset and depth registers on the LOW-to-HIGH transition of the RCLK, when \overline{REN} is LOW.
FLA FLB	First Load	I	In the single device or width expansion configuration, \overline{FL} together with \overline{WXI} and \overline{RXI} etermine if the mode is IDT Standard mode or First Word Fall Through (FWFT) mode, as well as whether the $\overline{PAE}/\overline{PAF}$ flags are synchronous or asynchronous. (See Table I.) In the Daisy Chain Depth Expansion configuration, \overline{FL} is grounded on the first device (first load device) and set to HIGH for all other devices in the Daisy Chain.
WXIA WXIB	Write Expansion	I	In the single device or width expansion configuration, \overline{WXI} together with \overline{FL} and \overline{RXI} Input determine if the mode is IDT Standard mode or FWFT mode, as well as whether the $\overline{PAE}/\overline{PAF}$ flags are synchronous or asynchronous. (See Table 1.) In the Daisy Chain Depth Expansion configuration, \overline{WXI} is connected to \overline{WXO} (Write Expansion Out) of the previous device.
RXIA RXIB	Read Expansion	I	In the single device or width expansion configuration, \overline{RXI} together with \overline{FL} and \overline{WXI} , Input determine if the mode is IDT Standard mode or FWFT mode, as well as whether the $\overline{PAE}/\overline{PAF}$ flags are synchronous or asynchronous. (See Table 1.) In the Daisy Chain Depth Expansion configuration, \overline{RXI} is connected to \overline{RXO} (Reac Expansion Out) of the previous device.
FFA/IRA FFB/IRB	Full Flag/ Input Ready	0	In the IDT Standard mode, the \overline{FF} function is selected. \overline{FF} indicates whether or not the FIFO memory is full. In the FWFT mode, the \overline{IR} function is selected. \overline{IR} indicates whether or not there is space available for writing to the FIFO memory.
EFA/ORA EFB/ORB	Empty Flag/ Output Ready	0	In the IDT Standard mode, the $\overline{\text{EF}}$ function is selected. $\overline{\text{EF}}$ indicates whether or not the FIFO memory is empty. In FWFT mode, the $\overline{\text{OR}}$ function is selected. $\overline{\text{OR}}$ indicates whether or not there is valid data available at the outputs.
PAEA PAEB	Programmable Almost-Empty flag	0	When PAE is LOW, the FIFO is almost-empty based on the offset programmed into the FIFO. The default offset at reset is 31 from empty for IDT72V805LB, 63 from empty for IDT72V815LB, and 127 from empty for IDT7V2825LB, 72V835LB/72V845LB.
PAFA PAFB	Programmable Almost-Full Flag	0	When PAF is LOW, the FIFO is almost-full based on the offset programmed into the FIFO. The default offset at reset is 31 from full for IDT72V805LB, 63 from full for IDT72V815LB, and 127 from full for IDT72V825LB, 72V835LB/72V845LB.
WXOA/HFA WXOB/HFB	Write Expansion	0	In the single device or width expansion configuration, the device is more than half full Out/Half-Full Flag when \overline{HF} is LOW. In the depth expansion configuration, a pulse is sent from \overline{WXO} to \overline{WXI} of the next device when the last location in the FIFO is written.
RXOA RXOB	Read Expansion Out	0	In the depth expansion configuration, a pulse is sent from \overline{RXO} to \overline{RXI} of the next device when the last location in the FIFO is read.
QA0-QA17 QB0-QB17	Data Outputs	0	Data outputs for an 18-bit bus.
Vcc	Power		+3.3V power supply pins.
GND	Ground		Ground pins.

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +5	V
Tstg	Storage Temperature	-55 to +125	°C
Іоит	DC Output Current	-50 to +50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING DC CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage Commercial/Industrial	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage Commercial/Industrial	2.0		5.0	V
VIL ⁽¹⁾	Input Low Voltage Commercial/Industrial	_	_	0.8	V
Та	Operating Temperature Commercial	0		70	°C
Та	Operating Temperature Industrial	-40	_	85	°C

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = $3.3V \pm 0.3V$, TA = 0° C to $+70^{\circ}$ C; Industrial: Vcc = $3.3V \pm 0.3V$, TA = -40° C to $+85^{\circ}$ C)

		IDT72V805 IDT72V815 IDT72V825 IDT72V835 IDT72V845 Commercial & Industrial ⁽¹⁾ tclk = 10, 15, 20 ns					
Symbol	Parameter	Min.	Тур.	Max.	Unit		
ILI ⁽²⁾	Input Leakage Current (any input)	-1	_	1	μА		
ILO ⁽³⁾	Output Leakage Current	-10	_	10	μА		
Vон	Output Logic "1" Voltage, Iон = -2 mA	2.4	_	_	V		
Vol	Output Logic "0" Voltage, IoL = 8 mA	_	_	0.4	V		
ICC1 ^(4,5,6)	Active Power Supply Current	_	_	60	mA		
ICC2 ^(4,7)	Standby Current	_	_	10	mA		

NOTES

- 1. Industrial temperature range product for the 15ns speed grade is available as a standard device.
- 2. Measurements with $0.4 \le VIN \le VCC$.
- 3. $\overline{OE} \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.
- 4. Tested with outputs disabled (Iout = 0).
- 5. RCLK and WCLK toggle at 20 MHZ and data inputs switch at 10 MHz.
- 6. Typical Icc1 = 2[2.04 + 0.88 fs + 0.02 CL*fs] (in mA).
 - These equations are valid under the following conditions:
 - Vcc = 3.3V, TA = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).
- 7. All Inputs = Vcc -0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
Соит ^(1,2)	Output Capacitance	Vout = 0V	10	pF

- 1. With output deselected, $(\overline{OE} \ge V_{IH})$.
- 2. Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC = $3.3V \pm 0.3V$, TA = 0° C to $+70^{\circ}$ C; Industrial: VCC = $3.3V \pm 0.3V$, TA = -40° C to $+85^{\circ}$ C)

DITZV805L15 DITZV805L15 DITZV805L15 DITZV805L20 DITZV825L10 DITZV825L10 DITZV825L15 DITZV825L10 DITZV825L15 DITZV825L10 DITZV825L15 DITZV825L20			Comi	mercial	Com/L	& Ind'I ⁽²⁾	Comp	nercial	
DITZVB15L10									
Note					1		1		
Symbol Parameter Min. Max. Min.					1				
Symbol Parameter Min. Max. Min. Max. Min. Min. Max. Min. Max. Min.			IDT72\	/835L10	IDT72V835L15		IDT72V835L20		
FS			IDT72\	/845L10	IDT72\	/845L15	IDT72V	845L20	
Data Access Time	Symbol	Parameter	Min.	Max.		Max.		Max.	Unit
CLIK Clock Cycle Time 10	fs	Clock Cycle Frequency—		_	66.7	_	50		
CLICKH Clock HIGH Time 4.5	tA	Data Access Time	2	6.5	2	10	2	12	ns
CLIX. Clock LOW Time 4.5 6 8	tclk	Clock Cycle Time	10	_	15	_	20	_	ns
Data Setup Time 3	tclkh	Clock HIGH Time	4.5	_	6	_	8	_	ns
The color of the	tclkl	Clock LOW Time	4.5	_	6	_	8	_	ns
IENS Enable Setup Time 3 - 4 - 5 - IENH Enable Hold Time 0.5 - 1 -	tos	Data Setup Time	3	_	4	_	5	_	ns
tenH Enable Hold Time 0.5 — 1 — 1 — IRS Reset Pulse Width(1) 10 — 15 — 20 — IRSS Reset Setup Time 8 — 10 — 12 — IRSS Reset Recovery Time 8 — 10 — 12 — IRSS Reset Recovery Time 8 — 10 — 12 — IRSS Reset Degrade Output Im Cover Image of Cover I	tDН	Data Hold Time	0.5	_	1	_	1	_	ns
trss Reset Pulse Width ⁽¹⁾ 10 — 15 — 20 — trss Reset Setup Time 8 — 10 — 12 — trss Reset Recovery Time 8 — 10 — 12 — trss Reset to Flag and Output Time — 15 — 15 — 20 torz Output Enable to Output in Low-Z ⁽³⁾ 0 — 10 — 12 12 12 12 12 12 12	tens	Enable Setup Time	3	_	4	_	5	_	ns
IRSS Reset Setup Time 8 — 10 — 12 — IRSR Reset Recovery Time 8 — 10 — 12 — IRSF Reset to Flag and Output Time — 15 — 15 — 20 IOLZ Output Enable to Output In Low-Z ⁽³⁾ 0 — 0 — 0 — IOE Output Enable to Output In High-Z ⁽³⁾ 1 6 3 8 3 10 IWFF Write Clock to Full Flag — 6.5 — 10 — 12 IPAFA Clock to Asynchronous Programmable Almost-Full Flag — 17 — 20 — 22 IPAFA Write Clock to Asynchronous Programmable Almost-Empty Flag — 17 — 20 — 12 IPAEA Read Clock to Synchronous Programmable Almost-Empty Flag — 17 — 20 — 22 IPAES Read Clock to Half-Full Flag — 17 —	tenh	Enable Hold Time	0.5	_	1	_	1	_	ns
IRSR Reset Recovery Time 8 — 10 — 12 — IRSF Reset to Flag and Output Time — 15 — 20 IOLZ Output Enable to Output in Low-Z ⁽³⁾ 0 — 0 — 0 — IOE Output Enable to Output Valid — 6 3 8 3 10 IOHZ Output Enable to Output in High-Z ⁽³⁾ 1 6 3 8 3 10 IMFF Write Clock to Full Flag — 6.5 — 10 — 12 IRFF Read Clock to Empty Flag — 6.5 — 10 — 12 IPAFA Write Clock to Synchronous Programmable Almost-Full Flag — 17 — 20 — 22 IPAEA Clock to Asynchronous Programmable Almost-Empty Flag — 17 — 20 — 22 IPAEA Read Clock to Half-Full Flag — 17 — 20 — 12	trs	Reset Pulse Width ⁽¹⁾	10	_	15	_	20	_	ns
Reset to Flag and Output Time	trss	Reset Setup Time	8	_	10	_	12	_	ns
Tolic Output Enable to Output in Low-Z ⁽³⁾ O	trsr	Reset Recovery Time	8	_	10	_	12	_	ns
toe Output Enable to Output Valid — 6 3 8 3 10 tohz Output Enable to Output in High-Z(3) 1 6 3 8 3 10 twfF Write Clock to Full Flag — 6.5 — 10 — 12 tREF Read Clock to Empty Flag — 6.5 — 10 — 12 tPAFA Clock to Asynchronous Programmable Almost-Full Flag — 17 — 20 — 22 tPAEA Clock to Synchronous Programmable Almost-Full Flag — 17 — 20 — 22 tPAEA Clock to Asynchronous Programmable Almost-Empty Flag — 17 — 20 — 22 tPAEA Clock to Synchronous Programmable Almost-Empty Flag — 8 — 10 — 12 tPAEA Clock to Half-Full Flag — 17 — 20 — 22 tPAEA Clock to Half-Full Flag — 17	trsf	Reset to Flag and Output Time	_	15	_	15	_	20	ns
TOHZ Output Enable to Output in High-Z ⁽³⁾ 1 6 3 8 3 10	tolz	Output Enable to Output in Low-Z ⁽³⁾	0	_	0	_	0	_	ns
twfF Write Clock to Full Flag — 6.5 — 10 — 12 tref Read Clock to Empty Flag — 6.5 — 10 — 12 tpAFA Clock to Asynchronous Programmable Almost-Full Flag — 17 — 20 — 22 tpAFS Write Clock to Synchronous Programmable Almost-Full Flag — 17 — 20 — 22 tpAEA Clock to Asynchronous Programmable Almost-Empty Flag — 17 — 20 — 22 thF Clock to Half-Full Flag — 17 — 20 — 22 txo Clock to Expansion Out — 6.5 — 10 — 12 txi Expansion In Pulse Width 3 — 6.5 — 8 — txi Expansion In Setup Time 3 — 5 — 8 — txi Skew time between Read Clock & Write Clock for FF/IR and EF/OR 5 — 6 </td <td>toe</td> <td>Output Enable to Output Valid</td> <td>_</td> <td>6</td> <td>3</td> <td>8</td> <td>3</td> <td>10</td> <td>ns</td>	toe	Output Enable to Output Valid	_	6	3	8	3	10	ns
tref Read Clock to Empty Flag — 6.5 — 10 — 12 tPAFA Clock to Asynchronous Programmable Almost-Full Flag — 17 — 20 — 22 tPAFS Write Clock to Synchronous Programmable Almost-Full Flag — 8 — 10 — 12 tPAEA Clock to Asynchronous Programmable Almost-Empty Flag — 17 — 20 — 22 tPAES Read Clock to Synchronous Programmable Almost-Empty Flag — 8 — 10 — 12 tHF Clock to Half-Full Flag — 17 — 20 — 22 txo Clock to Expansion Out — 6.5 — 10 — 12 txi Expansion In Pulse Width 3 — 6.5 — 8 — txi Skew time between Read Clock & Write Clock for FF/IR and EF/OR 5 — 6 — 8 —	tohz	Output Enable to Output in High-Z ⁽³⁾	1	6	3	8	3	10	ns
tPAFA Clock to Asynchronous Programmable Almost-Full Flag — 17 — 20 — 22 tPAFS Write Clock to Synchronous Programmable Almost-Full Flag — 8 — 10 — 12 tPAEA Clock to Asynchronous Programmable Almost-Empty Flag — 17 — 20 — 22 tPAES Read Clock to Synchronous Programmable Almost-Empty Flag — 8 — 10 — 12 tHF Clock to Half-Full Flag — 17 — 20 — 22 txo Clock to Expansion Out — 6.5 — 10 — 12 txi Expansion In Pulse Width 3 — 6.5 — 8 — txis Expansion In Setup Time 3 — 5 — 8 — txis Skew time between Read Clock & Write Clock for FF/IR and EF/OR 5 — 6 — 8 —	twff	Write Clock to Full Flag	_	6.5	_	10	_	12	ns
Almost-Full Flag 8 - 10 - 12 tPAFS Write Clock to Synchronous Programmable Almost-Full Flag - 17 - 20 - 22 tPAEA Clock to Asynchronous Programmable Almost-Empty Flag - 8 - 10 - 12 tPAES Read Clock to Synchronous Programmable Almost-Empty Flag - 8 - 10 - 12 tHF Clock to Half-Full Flag - 17 - 20 - 22 tx0 Clock to Expansion Out - 6.5 - 10 - 12 tx1 Expansion In Pulse Width 3 - 6.5 - 8 - tx1 Expansion In Setup Time 3 - 5 - 8 - tx8 Skew time between Read Clock & Write Clock for FF/IR and EF/OR 5 - 6 - 8 -	tref	Read Clock to Empty Flag	_	6.5	_	10	_	12	ns
Programmable Álmost-Full Flag 17 20 22 tPAEA Clock to Asynchronous Programmable Almost-Empty Flag — 17 — 20 — 22 tPAES Read Clock to Synchronous Programmable Almost-Empty Flag — 8 — 10 — 12 tHF Clock to Half-Full Flag — 17 — 20 — 22 tx0 Clock to Expansion Out — 6.5 — 10 — 12 txI Expansion In Pulse Width 3 — 6.5 — 8 — txIS Expansion In Setup Time 3 — 5 — 8 — tskew1 Skew time between Read Clock & Write Clock for FF/IR and EF/OR 5 — 6 — 8 —	tpafa .		_	17	_	20	_	22	ns
Almost-Empty Flag	tpafs		_	8	_	10	_	12	ns
Programmable Almost-Empty Flag	tpaea		_	17	_	20	_	22	ns
thf Clock to Half-Full Flag — 17 — 20 — 22 txo Clock to Expansion Out — 6.5 — 10 — 12 txi Expansion In Pulse Width 3 — 6.5 — 8 — txis Expansion In Setup Time 3 — 5 — 8 — tskew1 Skew time between Read Clock & Write Clock for FF/IR and EF/OR 5 — 6 — 8 —	tpaes		_	8	_	10	_	12	ns
txI Expansion In Pulse Width 3 — 6.5 — 8 — txIS Expansion In Setup Time 3 — 5 — 8 — tskew1 Skew time between Read Clock & Write Clock for FF/IR and EF/OR 5 — 6 — 8 —	thr		_	17	_	20	_	22	ns
txis Expansion In Setup Time 3 — 5 — 8 — tskew1 Skew time between Read Clock & Write Clock for FF/IR and EF/OR 5 — 6 — 8 —	txo	Clock to Expansion Out		6.5	_	10	_	12	ns
tskew time between Read Clock & 5 — 6 — 8 — Write Clock for FF/IR and EF/OR	txı	Expansion In Pulse Width	3		6.5	_	8		ns
Write Clock for FF/IR and EF/OR	txis	Expansion In Setup Time	3		5	_	8		ns
tskFw2 ⁽⁴⁾ Skew time between Read Clock & 14 — 18 — 20 —	tskew1	Skew time between Read Clock &	5	_	6	_	8	_	ns
Write Clock for PAE and PAF	tskew2 ⁽⁴⁾		14	_	18	_	20	_	ns

NOTES:

- 1. Pulse widths less than minimum values are not allowed.
- 2. Industrial temperature range product for the 15ns speed grade is available as a standard device.
- 3. Values guaranteed by design, not currently tested.
- 4. tskew2 applies to synchronous \overline{PAE} and synchronous \overline{PAF} only.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1




Figure 1. Output Load

^{*} Includes jig and scope capacitances.

FUNCTIONAL DESCRIPTION

TIMING MODES:

IDT STANDARD VS FIRST WORD FALL THROUGH (FWFT) MODE

The IDT72V805/72V815/72V825/72V835/72V845 support two different timing modes of operation. The selection of which mode will operate is determined during configuration at Reset (\overline{RS}). During a \overline{RS} operation, the First Load (\overline{FL}), Read Expansion Input (\overline{RXI}), and Write Expansion Input (\overline{WXI}) pins are used to select the timing mode per the truth table shown in Table 3. In IDT Standard Mode, the first word written to an empty FIFO will not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating Read Enable (\overline{REN}) and enabling a rising Read Clock (RCLK) edge, will shift the word from internal memory to the data output lines. In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A \overline{REN} does not have to be asserted for accessing the first word.

Various signals, both input and output signals operate differently depending on which timing mode is in effect.

IDT STANDARD MODE

In this mode, the status flags, \overline{FF} , \overline{PAF} , \overline{HF} , \overline{PAE} , and \overline{EF} operate in the manner outlined in Table 1. To write data into to the FIFO, Write Enable (\overline{WEN}) must be LOW. Data presented to the DATA IN lines will be clocked into the FIFO on subsequent transitions of the Write Clock (WCLK). After the first write is performed, the Empty Flag (\overline{EF}) will go HIGH. Subsequent writes will continue to fill up the FIFO. The Programmable Almost-Empty flag (\overline{PAE}) will go HIGH after n + 1 words have been loaded into the FIFO, where n is the Empty Offset value. The default setting for this value is stated in the footnote of Table 1. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

If one continued to write data into the FIFO, and we assumed no read operations were taking place, the Half-Full flag ($\overline{\text{HF}}$) would toggle to LOW once the 129th (72V805), 257th (72V815), 513th (72V825), 1,025th (72V835), and 2,049th (72V845) word respectively was written into the FIFO. Continuing to write data into the FIFO will cause the Programmable Almost-Full flag ($\overline{\text{PAF}}$) to go LOW. Again, if no reads are performed, the $\overline{\text{PAF}}$ will go LOW after (256-m) writes for the IDT72V805, (512-m) writes for the IDT72V815, (1,024-m) writes for the IDT72V825, (2,048-m) writes for the IDT72V835 and (4,096-m) writes for the IDT72V845. The offset "m" is the Full Offset value. This parameter is also user programmable. See section on Programmable Flag Offset Loading. If there is no Full Offset specified, the $\overline{\text{PAF}}$ will be LOW when the device is 31 away from completely full for IDT72V815, and 127 away from completely full for the IDT72V825/72V845.

When the FIFO is full, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. If no reads are performed after a reset, \overline{FF} will go LOW after D writes to the FIFO. D = 256 writes for the IDT72V805, 512 for the IDT72V815, 1,024 for the IDT72V825, 2,048 for the IDT72V835 and 4,096 for the IDT72V845, respectively.

If the FIFO is full, the first read operation will cause $\overline{\text{PAF}}$ to go HIGH. Subsequent read operations will cause $\overline{\text{PAF}}$ and the Half-Full flag ($\overline{\text{HF}}$) to go HIGH at the conditions described in Table 1. If further read operations occur, without write operations, the Programmable Almost-Empty flag ($\overline{\text{PAE}}$) will go LOW when there are n words in the FIFO, where n is the Empty Offset value. If there is no Empty Offset specified, the $\overline{\text{PAE}}$ will be LOW when the device is 31 away from completely empty for IDT72V805, 63 away from

completely empty for IDT72V815, and 127 away from completely empty for IDT72V825/72V835/72V845. Continuing read operations will cause the FIFO to be empty. When the last word has been read from the FIFO, the $\overline{\text{EF}}$ will go LOW inhibiting further read operations. $\overline{\text{REN}}$ is ignored when the FIFO is empty.

FIRST WORD FALL THROUGH MODE (FWFT)

In this mode, the status flags, \overline{IR} , \overline{PAF} , \overline{HF} , \overline{PAE} , and \overline{OR} operate in the manner outlined in Table 2. To write data into to the FIFO, \overline{WEN} must be LOW. Data presented to the DATA IN lines will be clocked into the FIFO on subsequent transitions of WCLK. After the first write is performed, the Output Ready (\overline{OR}) flag will go LOW. Subsequent writes will continue to fill up the FIFO. \overline{PAE} will go HIGH after n + 2 words have been loaded into the FIFO, where n is the Empty Offset value. The default setting for this value is stated in the footnote of Table 2. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

If one continued to write data into the FIFO, and we assumed no read operations were taking place, the $\overline{\text{HF}}$ would toggle to LOW once the 130th (72V805), 258th (72V815), 514th (72V825), 1,026th (72V835), and 2,050th (72V845) word respectively was written into the FIFO. Continuing to write data into the FIFO will cause the $\overline{\text{PAF}}$ to go LOW. Again, if no reads are performed, the $\overline{\text{PAF}}$ will go LOW after (257-m) writes for the IDT72V805, (513-m) writes for the IDT72V815, (1,025-m) writes for the IDT72V825, (2,049-m) writes for the IDT72V835 and (4,097-m) writes for the IDT72V845, where m is the Full Offset value. The default setting for this value is stated in the footnote of Table 2.

When the FIFO is full, the Input Ready (\overline{IR}) flag will go HIGH, inhibiting further write operations. If no reads are performed after a reset, \overline{IR} will go HIGH after D writes to the FIFO. D = 257 writes for the IDT72V805, 513 for the IDT72V815, 1,025 for the IDT72V825, 2,049 for the IDT72V835 and 4,097 for the IDT72V845. Note that the additional word in FWFT mode is due to the capacity of the memory plus output register.

If the FIFO is full, the first read operation will cause the \overline{IR} flag to go LOW. Subsequent read operations will cause the \overline{PAF} and \overline{HF} to go HIGH at the conditions described in Table 2. If further read operations occur, without write operations, the \overline{PAE} will go LOW when there are n + 1 words in the FIFO, where n is the Empty Offset value. If there is no Empty Offset specified, the \overline{PAE} will be LOW when the device is 32 away from completely empty for IDT72V805, 64 away from completely empty for IDT72V815, and 128 away from completely empty for IDT72V825/72V835/72V845. Continuing read operations will cause the FIFO to be empty. When the last word has been read from the FIFO, \overline{OR} will go HIGH inhibiting further read operations. \overline{REN} is ignored when the FIFO is empty.

PROGRAMMABLE FLAG LOADING

Full and Empty flag Offset values can be user programmable. The IDT72V805/72V815/72V825/72V835/72V845 has internal registers for these offsets. Default settings are stated in the footnotes of Table 1 and Table 2. Offset values are loaded into the FIFO using the data input lines D0-D11. To load the offset registers, the Load (\overline{LD}) pin and \overline{WEN} pin must be held LOW. Data present on D0-D11 will be transferred in to the Empty Offset register on the first LOW-to-HIGH transition of WCLK. By continuing to hold the \overline{LD} and \overline{WEN} pin low, data present on D0-D11 will be transferred into the Full Offset register on the next transition of the WCLK. The third transition again writes to the Empty Offset register. Writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the \overline{LD} pin HIGH, the FIFO is returned to

normal read/write operation. When the $\overline{\text{LD}}$ pin and $\overline{\text{WEN}}$ are again set LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the data output lines Q0-Q11 when the $\overline{\text{LD}}$ pin is set LOW and $\overline{\text{REN}}$ is set LOW. Data can then be read on the next LOW-to-HIGH transition of RCLK. The first transition of RCLK will present the Empty Offset value to the data output lines. The next transition of RCLK will present the Full Offset value. Offset register content can be read out in the IDT Standard mode only. It cannot be read in the FWFT mode.

SYNCHRONOUS VS ASYNCHRONOUS PROGRAMMABLE FLAG TIMING SELECTION

The IDT72V805/72V815/72V825/72V835/72V845 can be configured during the "Configuration at Reset" cycle described in Table 3 with either asynchronous or synchronous timing for $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$ flags.

If asynchronous PAE/PAF configuration is selected (as per Table 3), the PAE is asserted LOW on the LOW-to-HIGH transition of RCLK. PAE is reset to HIGH on the LOW-to-HIGH transition of WCLK. Similarly, the PAF is asserted LOW on the LOW-to-HIGH transition of WCLK and PAF is reset to HIGH on the LOW-to-HIGH transition of RCLK. For detail timing dia-

grams, see Figure 13 for asynchronous $\overline{\text{PAE}}$ timing and Figure 14 for asynchronous $\overline{\text{PAF}}$ timing.

If synchronous $\overline{PAE}/\overline{PAF}$ configuration is selected , the \overline{PAE} is asserted and updated on the rising edge of RCLK only and not WCLK. Similarly, \overline{PAF} is asserted and updated on the rising edge of WCLK only and not RCLK. For detail timing diagrams, see Figure 22 for synchronous \overline{PAE} timing and Figure 23 for synchronous \overline{PAF} timing.

REGISTER-BUFFERED FLAG OUTPUT SELECTION

The IDT72V805/72V815/72V825/72V835/72V845 can be configured during the "Configuration at Reset" cycle described in Table 4 with single, double or triple register-buffered flag output signals. The various combinations available are described in Table 4 and Table 5. In general, going from single to double or triple buffered flag outputs removes the possibility of metastable flag indications on boundary states (i.e, empty or full conditions). The trade-off is the addition of clock cycle delays for the respective flag to be asserted. Not all combinations of register-buffered flag outputs are supported. Register-buffered outputs apply to the Empty Flag and Full Flag only. Partial flags are not effected. Table 4 and Table 5 summarize the options available.

TABLE 1 — STATUS FLAGS FOR IDT STANDARD MODE

Number of Words in FIFO									
IDT72V805	IDT72V815	IDT72V825	IDT72V835	IDT72V845	FF	PAF	HF	PAE	EF
0	0	0	0	0	Н	Н	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	Н	L	Н
(n + 1) to 128	(n + 1) to 256	(n + 1) to 512	(n + 1) to 1,024	(n + 1) to 2,048	Н	Н	Н	Н	Н
129 to (256-(m+1))(2)	257 to (512-(m+1)) ⁽²⁾	513 to (1,024-(m+1)) ⁽²⁾	1,025 to (2,048-(m+1)) ⁽²⁾	2,049 to (4,096-(m+1)) ⁽²⁾	Н	Н	L	Н	Н
(256-m) to 255	(512-m) to 511	(1,024-m) to 1,023	(2,048-m) to 2,047	(4,096-m) to 4,095	Н	L	L	Н	Н
256	512	1,024	2,048	4,096	L	L	L	Н	Н

NOTES:

TABLE 2 — STATUS FLAGS FOR FWFT MODE

	Number of Words in FIFO								
IDT72V805	IDT72V815	IDT72V825	IDT72V835	IDT72V845	ĪR	PAF	HF	PAE	ŌR
0	0	0	0	0	L	Н	Н	L	Н
1 to (n + 1) ⁽¹⁾	1 to (n + 1) ⁽¹⁾	1 to (n + 1) ⁽¹⁾	1 to (n + 1) ⁽¹⁾	1 to (n + 1) ⁽¹⁾	L	Н	Н	L	L
(n + 2) to 129	(n + 2) to 257	(n + 2) to 513	(n + 2) to 1,025	(n + 2) to 2,049	L	Н	Н	Н	L
130 to (257-(m+1)) ⁽²⁾	258 to (513-(m+1)) ⁽²⁾	514 to (1,025-(m+1)) ⁽²⁾	1,026 to (2,049-(m+1)) ⁽²⁾	2,050 to (4,097-(m+1)) ⁽²⁾	L	Н	L	Н	L
(257-m) to 256	(513-m) to 512	(1,025-m) to 1,024	(2,049-m) to 2,048	(4,097-m) to 4,096	L	L	L	Н	L
257	513	1,025	2,049	4,097	Н	L	L	Н	L

 $^{1. \ \} n = Empty \ Offset \ \ (Default \ Values: IDT72V805 \ n=31, \ IDT72V815 \ n=63, \ \ IDT72V825/72V835/72V845 \ n=127)$

 $^{2. \ \} m = Full \ Offset \ (Default \ Values: IDT72V805 \ m = 31, \ IDT72V815 \ m = 63, \ \ IDT72V825/72V835/72V845 \ m = 127)$

^{1.} n = Empty Offset (Default Values: IDT72V805 n = 31, IDT72V815 n = 63, IDT72V825/72V835/72V845 n = 127)

^{2.} m = Full Offset (Default Values: IDT72V805 m = 31, IDT72V815 m = 63, IDT72V825/72V835/72V845 m = 127)

TABLE 3 — TRUTH TABLE FOR CONFIGURATION AT RESET

FL	RXI	WXI	EF/OR	FF/IR	PAE, PAF	FIFO TIMING MODE
0	0	0	Single Register-Buffered Empty Flag	Single Register-Buffered Full Flag	Asynchronous	Standard
0	0	1	Triple Register-Buffered Output Ready Flag	Double Register-Buffered Input Ready Flag	Asynchronous	FWFT
0	1	0	Double Register-Buffered Empty Flag	Double Register-Buffered Full Flag	Asynchronous	Standard
0 ⁽¹⁾	1	1	Single Register-Buffered Empty Flag	Single Register-Buffered Full Flag	Asynchronous	Standard
1	0	0	Single Register-Buffered Empty Flag	Single Register-Buffered Full Flag	Synchronous	Standard
1	0	1	Triple Register-Buffered Output Ready Flag	Double Register-Buffered Input Ready Flag	Synchronous	FWFT
1	1	0	Double Register-Buffered Empty Flag	Double Register-Buffered Full Flag	Synchronous	Standard
1 ⁽²⁾	1	1	Single Register-Buffered Empty Flag	Single Register-Buffered Full Flag	Asynchronous	Standard

NOTES:

- 1. In a daisy-chain depth expansion, \overline{FL} is held LOW for the "first load device". The \overline{RXI} and \overline{WXI} inputs are driven by the corresponding \overline{RXO} and \overline{WXO} outputs of the preceding device.
- 2. In a daisy-chain depth expansion, FL is held HIGH for members of the expansion other than the "first load device". The RXI and WXI inputs are driven by the corresponding RXO and WXO outputs of the preceding device.

TABLE 4 — REGISTER-BUFFERED FLAG OUTPUT OPTIONS — IDT STANDARD MODE

Empty Flag (EF) Buffered Output	Full Flag (FF) Buffered Output	Partial Flags Timing Mode	Programming at Reset FL RXI WXI		Flag Timing Diagrams	
Single	Single	Asynch	0	0	0	Figure 9, 10
Single	Single	Sync	1	0	0	Figure 9, 10
Double	Double	Asynch	0	1	0	Figure 24, 26
Double	Double	Synch	1	1	0	Figure 24, 26

TABLE 5 — REGISTER-BUFFERED FLAG OUTPUT OPTIONS — FWFT MODE

Output Ready (OR)	Input Ready (IR)	Partial Flags	Progr FL	Programming at Reset FL RXI WXI		Flag Timing Diagrams
Triple	Double	Asynch	0	0	1	Figure 27
Triple	Double	Sync	1	0	1	Figure 20, 21

SIGNAL DESCRIPTIONS

INPUTS:

DATA IN (D0 - D17)

Data inputs for 18-bit wide data.

CONTROLS:

RESET (RSA/RSB)

Reset is accomplished whenever the Reset (RSA/RSB) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Half-Full flag (HFA/HFB) and Programmable Almost-Full flag (PAFA/PAFB) will be reset to HIGH after tRSF. The Programmable Almost-Empty flag (PAEA/PAEB) will be reset to LOW after tRSF. The Full Flag (FFA/FFB) will reset to HIGH. The Empty Flag (EFA/EFB) will reset to LOW in IDT Standard mode but will reset to HIGH in FWFT mode. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

WRITE CLOCK (WCLKA/WCLKB)

A write cycle is initiated on the LOW-to-HIGH transition of the Write Clock (WCLKA/WCLKB). Data setup and hold times must be met with respect to the LOW-to-HIGH transition of WCLK.

The Write and Read Clocks can be asynchronous or coincident.

WRITE ENABLE (WENA/WENB)

When the WENA/WENB input is LOW, data may be loaded into the FIFO RAM array on the rising edge of every WCLK cycle if the device is not full. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When $\overline{\text{WEN}}$ is HIGH, no new data is written in the RAM array on each WCLK cycle.

To prevent data overflow in the IDT Standard Mode, \overline{FF} will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, \overline{FF} will go HIGH allowing a write to occur. The \overline{FF} flag is updated on the rising edge of WCLK.

To prevent data overflow in the FWFT mode, Input Ready (\overline{IRA} , \overline{IRB}) will go HIGH, inhibiting further write operations. Upon the completion of a valid read cycle, \overline{IR} will go LOW allowing a write to occur. The \overline{IR} flag is updated on the rising edge of WCLK.

WEN is ignored when the FIFO is full in either FWFT or IDT Standard mode.

READ CLOCK (RCLKA/RCLKB)

Data can be read on the outputs on the LOW-to-HIGH transition of the Read Clock (RCLKA/RCLKB), when Output Enable (OEA/OEB) is set LOW.

The Write and Read Clocks can be asynchronous or coincident.

READ ENABLE (RENA/RENB)

When Read Enable ($\overline{RENA}/\overline{RENB}$) is LOW, data is loaded from the RAM array into the output register on the rising edge of every RCLK cycle if the device is not empty.

When the $\overline{\text{REN}}$ input is HIGH, the output register holds the previous data and no new data is loaded into the output register. The data outputs Q0-Qn maintain the previous data value.

In the IDT Standard mode, every word accessed at Qn, including the first word written to an empty FIFO, must be requested using $\overline{\text{REN}}$. When the last word has been read from the FIFO, the Empty Flag ($\overline{\text{EFA}}/\overline{\text{EFB}}$) will go LOW, inhibiting further read operations. $\overline{\text{REN}}$ is ignored when the FIFO is empty. Once a write is performed, $\overline{\text{EF}}$ will go HIGH allowing a read to occur. The $\overline{\text{EF}}$ flag is updated on the rising edge of RCLK.


In the FWFT mode, the first word written to an empty FIFO automatically goes to the outputs Qn, on the third valid LOW to HIGH transition of RCLK + tskew after the first write. REN does not need to be asserted LOW. In

ĪΠ	WEN	WCLK	Selection
0	0		Writing to offset registers: Empty Offset Full Offset
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

NOTE:

 The same selection sequence applies to reading from the registers. REN is enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Writing to Offset Registers



1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values

order to access all other words, a read must be executed using \overline{REN} . The RCLK LOW to HIGH transition after the last word has been read from the FIFO, Output Ready ($\overline{ORA}/\overline{ORB}$) will go HIGH with a true read (RCLK with \overline{REN} = LOW), inhibiting further read operations. \overline{REN} is ignored when the FIFO is empty.

OUTPUT ENABLE (OEA/OEB)

When Output Enable $(\overline{OEA}/\overline{OEB})$ is enabled (LOW), the parallel output buffers receive data from the output register. When \overline{OE} is disabled (HIGH), the Q output data bus is in a high-impedance state.

LOAD (LDA/LDB)

The IDT72V805/72V815/72V825/72V835/72V845 devices contain two 12-bit offset registers with data on the inputs, or read on the outputs. When the Load ($\overline{\text{LDA}/\text{LDB}}$) pin is set LOW and $\overline{\text{WEN}}$ is set LOW, data on the inputs D0-D11 is written into the Empty offset register on the first LOW-to-HIGH transition of the Write Clock (WCLK). When the $\overline{\text{LD}}$ pin and $\overline{\text{WEN}}$ are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of WCLK. The third transition of WCLK again writes to the Empty offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the LD pin HIGH, the FIFO is returned to normal read/write operation. When the LD pin is set LOW, and WEN is LOW, the next offset register in sequence is written.

When the $\overline{\text{LD}}$ pin is LOW and $\overline{\text{WEN}}$ is HIGH, the WCLK input is disabled; then a signal at this input can neither increment the write offset register pointer, nor execute a write.

The contents of the offset registers can be read on the output lines when the $\overline{\text{LD}}$ pin is set LOW and $\overline{\text{REN}}$ is set LOW; then, data can be read on the LOW-to-HIGH transition of the Read Clock (RCLK). The act of reading the control registers employs a dedicated read offset register pointer. (The read and write pointers operate independently). Offset register content can be read out in the IDT Standard mode only. It is inhibited in the FWFT mode.

A read and a write should not be performed simultaneously to the offset registers.

FIRST LOAD (FLA/FLB)

For the single device mode, see Table I for additional information. In the Daisy Chain Depth Expansion configuration, FLA/FLB is grounded to indicate it is the first device loaded and is set to HIGH for all other devices in the Daisy Chain. (See Operating Configurations for further details.)

WRITE EXPANSION INPUT (WXIA/WXIB)

This is a dual purpose pin. For single device mode, see Table I for additional information. $\overline{WXIA/WXIB}$ is connected to Write Expansion Out $\overline{(WXOA/WXOB)}$ of the previous device in the Daisy Chain Depth Expansion mode.

READ EXPANSION INPUT (RXIA/RXIB)

This is a dual purpose pin. For single device mode, see Table I for additional information. $\overline{\text{RXIA}/\text{RXIB}}$ is connected to Read Expansion Out $(\overline{\text{RXOA}/\text{RXOB}})$ of the previous device in the Daisy Chain Depth Expansion mode.

OUTPUTS:

FULL FLAG/INPUT READY (FFA/IRA, FFB/IRB)

This is a dual purpose pin. In IDT Standard mode, the Full Flag (FFA/FFB) function is selected. When the FIFO is full, FF will go LOW, inhibiting further write operations. When FF is HIGH, the FIFO is not full. If no reads are performed after a reset, FF will go LOW after D writes to the FIFO.

D = 256 writes for the IDT72V805, 512 for the IDT72V815, 1,024 for the IDT72V825, 2,048 for the IDT72V835 and 4,096 for the IDT72V845.

In FWFT mode, the Input Ready ($\overline{IRA}/\overline{IRB}$) function is selected. \overline{IR} goes LOW when memory space is available for writing in data. When there is no longer any free space left, \overline{IR} goes HIGH, inhibiting further write operations.

 $\overline{\text{IR}}$ will go HIGH after D writes to the FIFO. D = 257 writes for the IDT72V205LB, 513 for the IDT72V215LB, 1,025 for the IDT72V225LB, 2,049 for the IDT72V235LB and 4,097 for the IDT72V245LB. Note that the additional word in FWFT mode is due to the capacity of the memory plus output register.

FF/IR is synchronous and updated on the rising edge of WCLK.

EMPTY FLAG/OUTPUT READY (EFA/ORA, EFB/ORB)

This is a dual purpose pin. In the IDT Standard mode, the Empty Flag ($\overline{\text{EFA}/\text{EFB}}$) function is selected. When the FIFO is empty, EF will go LOW, inhibiting further read operations. When $\overline{\text{EF}}$ is HIGH, the FIFO is not empty.

In FWFT mode, the Output Ready (\overline{ORA}/ORB) function is selected. \overline{OR} goes LOW at the same time that the first word written to an empty FIFO appears valid on the outputs. \overline{OR} stays LOW after the RCLK LOW to HIGH transition that shifts the last word from the FIFO memory to the outputs. \overline{OR} goes HIGH only with a true read (RCLK with \overline{REN} = LOW). The previous data stays at the outputs, indicating the last word was read. Further data reads are inhibited until \overline{OR} goes LOW again.

EF/OR is synchronous and updated on the rising edge of RCLK.

PROGRAMMABLE ALMOST-FULL FLAG (PAFA/PAFB)

The Programmable Almost-Full flag ($\overline{PAFA}/\overline{PAFB}$) will go LOW when FIFO reaches the almost-full condition. In IDT Standard mode, if no reads are performed after Reset (\overline{RS}), the \overline{PAF} will go LOW after (256-m) writes for the IDT72V805, (512-m) writes for the IDT72V815, (1,024-m) writes for the IDT72V825, (2,048-m) writes for the IDT72V835 and (4,096-m) writes for the IDT72V845. The offset "m" is defined in the FULL offset register.

In FWFT mode, if no reads are performed, \overline{PAF} will go LOW after (257-m) writes for the IDT72V805, (513-m) writes for the IDT72V815, (1,025-m) writes for the IDT72V825, (2,049-m) writes for the IDT72V835 and (4,097-m) writes for the IDT72V845. The default values for m are noted in Table 1 and 2.

If asynchronous \overline{PAF} configuration is selected, the \overline{PAF} is asserted LOW on the LOW-to-HIGH transition of the Write Clock (WCLK). \overline{PAF} is reset to HIGH on the LOW-to-HIGH transition of the Read Clock (RCLK). If synchronous \overline{PAF} configuration is selected (see Table I), the \overline{PAF} is updated on the rising edge of WCLK.

PROGRAMMABLE ALMOST-EMPTY FLAG (PAEA/PAEB)

The \overline{PAE} flag will go LOW when the FIFO reads the almost-empty condition. In IDT Standard mode, \overline{PAE} will go LOW when there are n words or less in the FIFO. In FWFT mode, the \overline{PAE} will go LOW when there are n+1 words or less in the FIFO. The offset "n" is defined as the Empty offset. The default values for n are noted in Table 1 and 2.

If asynchronous \overline{PAE} configuration is selected, the \overline{PAE} is asserted LOW on the LOW-to-HIGH transition of the Read Clock (RCLK). \overline{PAE} is reset to HIGH on the LOW-to-HIGH transition of the Write Clock (WCLK). If synchronous \overline{PAE} configuration is selected (see Table I), the \overline{PAE} is updated on the rising edge of RCLK.

WRITE EXPANSION OUT/HALF-FULL FLAG (WXOA/HFA, WXOB/HFB)

This is a dual-purpose output. In the Single Device and Width Expansion mode, when Write Expansion In (WXIA/WXIB) and/or Read Expansion In (RXIA/RXIB) are grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the LOW-to-HIGH transition of the next write cycle, the Half-Full flag goes LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full flag ($\overline{\text{HFA}}/\overline{\text{HFB}}$) is then reset to HIGH by the LOW-to-HIGH transition of the Read Clock (RCLK). The $\overline{\text{HF}}$ is asynchronous.

In the Daisy Chain Depth Expansion mode, \overline{WXI} is connected to \overline{WXO} of the previous device. This output acts as a signal to the next device in


the Daisy Chain by providing a pulse when the previous device writes to the last location of memory.

READ EXPANSION OUT (RXOA/RXOB)

In the Daisy Chain Depth Expansion configuration, Read Expansion In (RXIA/RXIB) is connected to Read Expansion Out (RXOA/RXOB) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device reads from the last location of memory.


DATA OUTPUTS (Q0-Q17, QB0-QB17)

Qo-Q17 are data outputs for 18-bit wide data.




- 1. Single device mode (FL, RXI, WXI) = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1) or (1,1,0). FL, RXI, WXI should be static (tied to Vcc or GND).
- 2. The clocks (RCLK, WCLK) can be free-running asynchronously or coincidentally.
- 3. After reset, the outputs will be LOW if $\overline{OE} = 0$ and tri-state if $\overline{OE} = 1$.

Figure 5. Reset Timing⁽²⁾




- 1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then FF may not change state until the next WCLK edge.
- 2. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,0), (0,1,1), (1,0,0)$ or (1,1,1) during Reset.

Figure 6. Write Cycle Timing with Single Register-Buffered FF (IDT Standard Mode)




- 1. tskew1 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew1, then EF may not change state until the next RCLK edge.
- 2. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,0), (0,1,1), (1,0,0)$ or (1,1,1) during Reset.

Figure 7. Read Cycle Timing with Single Register-Buffered EF (IDT Standard Mode)




- 1. When tskew1 minimum specification, tFRL (maximum) = tclk + tskew1. When tskew1 < minimum specification, tFRL (maximum) = either 2*tclk + tskew1 or tclk + tskew1. The Latency Timing applies only at the Empty Boundary (EF = LOW).
- 2. The first word is available the cycle after EF goes HIGH, always.
- 3. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,0), (0,1,1), (1,0,0)$ or (1,1,1) during Reset.

Figure 8. First Data Word Latency with Single Register-Buffered EF (IDT Standard Mode)



- 1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then FF may not change state until the next WCLK edge.
- 2. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,0), (0,1,1), (1,0,0)$ or (1,1,1) during Reset.

Figure 9. Single Register-Buffered Full Flag Timing (IDT Standard Mode)



- 1. When tskew1 minimum specification, tFRL (maximum) = tclk + tskew1. When tskew1 < minimum specification, tFRL (maximum) = either 2 * tclk + tskew1, or tclk + tskew1. The Latency Timing apply only at the Empty Boundary (EF = LOW).
- 2. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,0), (0,1,1), (1,0,0)$ or (1,1,1) during Reset.

Figure 10. Single Register-Buffered Empty Flag Timing (IDT Standard Mode)




Figure 11. Write Programmable Registers (IDT Standard and FWFT Modes)






Figure 12. Read Programmable Registers (IDT Standard Mode)



- 1. $n = \overline{PAE}$ offset.
- 2. For IDT Standard Mode.
- 3. For FWFT Mode.
- 4. PAE is asserted LOW on RCLK transition and reset to HIGH on WCLK transition.
- 5. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,0), (0,0,1), (0,1,0), (0,1,1)$ or (1,1,1) during Reset.

Figure 13. Asynchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)




- 1. $m = \overline{PAF}$ offset.
- 2. D = maximum FIFO Depth.

In IDT Standard Mode: D = 256 for the IDT72V805, 512 for the IDT72V815, 1,024 for the IDT72V825, 2,048 for the IDT72V835 and 4,096 for the IDT72V845. In FWFT Mode: D = 257 for the IDT72V805, 513 for the IDT72V815, 1,025 for the IDT72V825, 2,049 for the IDT72V835 and 4,097 for the IDT72V845.


- 3. PAF is asserted to LOW on WCLK transition and reset to HIGH on RCLK transition.
- 4. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,0), (0,0,1), (0,1,0), (0,1,1)$ or (1,1,1) during Reset.

Figure 14. Asynchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)




- 1. D = maximum FIFO Depth.
 - In IDT Standard Mode: D = 256 for the IDT72V805, 512 for the IDT72V815, 1,024 for the IDT72V825, 2,048 for the IDT72V835 and 4,096 for the IDT72V845. In FWFT Mode: D = 257 for the IDT72V805, 513 for the IDT72V815, 1,025 for the IDT72V825, 2,049 for the IDT72V835 and 4,097 for the IDT72V845.
- 2. For IDT Standard Mode.
- 3. For FWFT Mode.
- 4. Select this mode by setting (FL, RXI, WXI) = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1) or (1,1,0) during Reset.

Figure 15. Half-Full Flag Timing (IDT Standard and FWFT Modes)



1. Write to Last Physical Location.

Figure 16. Write Expansion Out Timing



NOTE:

1. Read from Last Physical Location.

Figure 17. Read Expansion Out Timing




Figure 18. Write Expansion In Timing






Figure 19. Read Expansion In Timing



- 1. Iskew is the minimum time between a rising WCLK edge and a rising RCLK edge for OR to go LOW after two RCLK cycles plus trer. If the time between the rising edge of WLCK and the rising edge of WLCK and the rising edge of RCLK is less than tskew1, then the OR deassertion may be delayed one extra RCLK cycle.
 - tskew2 is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew2, then the PAE deassertion may be delayed one extra RCLK cycle.
 - $\overline{LD} = HIGH, \overline{OE} = LOW$
- $n = \overline{\text{PAE}} \text{ offset, m} = \overline{\text{PAF}} \text{ offset, D} = \text{maximum FIFO depth} = 257 \text{ words for the IDT72V805, 513 words for the IDT72V815, 1,025 words for the IDT72V825, 2,049 words for the IDT72V835 and 4,097 words for the IDT72V845. Select this mode by setting <math>(\overline{\text{FL}}, \overline{\text{RXI}}) = (1,0,1)$ during Reset.

Figure 20. Write Timing with Synchronous Programmable Flags (FWFT Mode)




- 1. I SKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that IR will go LOW after one WCLK plus twrf. If the time between the rising edge of RLCK and the rising edge of RLCK and the rising edge of WCLK is
- less than tskew1, then the IR assertion may be delayed an extra WCLK cycle.

 **Instruction than the IR assertion may be delayed and a rising WCLK edge for PAF to go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than taken the PAF deassertion time may be delayed an extra WCLK cycle.

<u>ID</u> = HIGH


- $n = \overline{PAE}$ offset, $m = \overline{PAE}$ offset, D = maximum FIFO depth = 257 words for the IDT72V805, 513 words for the IDT72V815, 1,025 words for the IDT72V825, 2,049 words for IDT72V835 and 4,097 words for IDT72V845. Select this mode by setting (\overline{FL} , \overline{RXI} , \overline{WXI}) = (1,0,1) during Reset.

Figure 21. Read Timing with Synchronous Programmable Flags (FWFT Mode)




- 1. $n = \overline{PAE}$ offset.
- 2. For IDT Standard Mode.
- 3. For FWFT Mode.
- 4. tskew2 is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew2, then the PAE deassertion may be delayed one extra RCLK cycle.
- 5. PAE is asserted and updated on the rising edge of RCLK only.
- 6. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (1,0,0), (1,0,1), \text{ or } (1,1,0) \text{ during Reset.}$

Figure 22. Synchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)




- 1. $m = \overline{PAF}$ offset.
- 2. D = maximum FIFO Depth.
 - In IDT Standard Mode: D = 256 for the IDT72V805, 512 for the IDT72V815, 1,024 for the IDT72V825, 2,048 for the IDT72V835 and 4,096 for the IDT72V845. In FWFT Mode: D = 257 for the IDT72V805, 513 for the IDT72V815, 1,025 for the IDT72V825, 2,049 for the IDT72V835 and 4,097 for the IDT72V845.
- 3. tskew2 is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew2, then the PAF deassertion time may be delayed an extra WCLK cycle.
- 4. PAF is asserted and updated on the rising edge of WCLK only.
- 5. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (1,0,0), (1,0,1), \text{ or } (1,1,0) \text{ during Reset.}$

Figure 23. Synchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)




- 1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH after one WCLK cycle plus twff. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then the FF deassertion time may be delayed an extra WCLK cycle.
- 2. $\overline{LD} = HIGH$
- 3. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,1,0)$ or (1,1,0) during Reset.

Figure 24. Double Register-Buffered Full Flag Timing (IDT Standard Mode)




- 1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH after one WCLK cycle plus trff. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then the FF deassertion may be delayed an extra WCLK cycle.
- 2. \overline{LD} = HIGH
- 3. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,1,0)$ or (1,1,0) during Reset.

Figure 25. Write Cycle Timing with Double Register-Buffered FF (IDT Standard Mode)



- 1. tskew1 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH after one RCLK cycle plus tref. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew1. then the EF deassertion may be delayed an extra RCLK cycle.
- 2. $\overline{\mathsf{LD}}$ = HIGH
- 3. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,1,0)$ or (1,1,0) during Reset.

Figure 26. Read Cycle Timing with Double Register-Buffered EF (IDT Standard Timing)



- 1. tskew1 is the minimum time between a rising WCLK edge and a rising RCLK edge for \overline{OR} to go HIGH during the current cycle. If the time between the rising edge of WLCK and the rising edge of RCLK is less than tskew1, then the \overline{OR} deassertion may be delayed one extra RCLK cycle.
- 2. $\overline{LD} = HIGH, \overline{OE} = LOW$
- 3. Select this mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,1)$ or (1,0,1) during Reset.

Figure 27. OR Flag Timing and First Word Fall Through when FIFO is Empty (FWFT mode)

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

Each of the two FIFOs contained in a single IDT72V805/72V815/ 72V825/72V835/72V845 may be used as a stand-alone device when the application requirements are for 256/512/1,024/2,048/4,096 words or less. These FIFOs are in a single Device Configuration when the First Load (FL), Write Expansion In (WXI) and Read Expansion In (RXI) control inputs are configured as $(\overline{FL}, \overline{RXI}, \overline{WXI} = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1) or$ (1,1,0) during reset (Figure 28).




Figure 28. Block Diagram of Single 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18 Synchronous FIFO (one of the two FIFOs contained in the IDT72V805/72V815/72V825/72V835/72V845)

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of FIFO A and B. Status flags can be detected from any one device. The exceptions are the Empty Flag/Output Ready and Full Flag/Input Ready. Because of variations in skew between RCLK and WCLK, it is possible for flag assertion and deassertion to vary by one cycle between FIFOs. To avoid problems the user must create composite flags by gating the Empty Flags/Output Ready of every FIFO, and separately gating all Full

Flags/Input Ready. Figure 29 demonstrates a 36-word width by using two IDT72V805/72V815/72V825/72V835/72V845s. Any word width can be attained by adding additional IDT72V805/72V815/72V825/72V835/72V845s. These FIFOs are in a single Device Configuration when the First Load (\overline{FL}), Write Expansion In (WXI) and Read Expansion In (RXI) control inputs are configured as $(\overline{FL}, \overline{RXI}, \overline{WXI} = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1)$ or (1,1,0) during reset (Figure 29). Please see the Application Note AN-83.




Figure 29. Block Diagram of the Two FIFOs Contained in One IDT72V805/72V815/72V825/72V835/72V845 Configured for a 36-Bit Width Expansion

DEPTH EXPANSION CONFIGURATION — DAISY CHAIN TECHNIQUE (WITH PROGRAMMABLE FLAGS)

These devices can easily be adapted to applications requiring more than 256/512/1,024/2,048/4,096 words of buffering. Figure 30 shows Depth Expansion using one IDT72V805/72V815/72V825/72V835/72V845s. Maximum depth is limited only by signal loading. Follow these steps:

- The first device must be designated by grounding the First Load (FL)
 control input.
- 2. All other devices must have FL in the HIGH state.
- 3. The Write Expansion Out (\overline{WXO}) pin of each device must be tied to the

- Write Expansion In (WXI) pin of the next device. See Figure 30.
- 4. The Read Expansion Out (RXO) pin of each device must be tied to the Read Expansion In (RXI) pin of the next device. See Figure 30
- 5. All Load (\overline{LD}) pins are tied together.
- 6. The Half-Full flag (HF) is not available in this Depth Expansion Configuration.
- 7. EF, FF, PAE, and PAF are created with composite flags by ORing together every respective flags for monitoring. The composite PAE and PAF flags are not precise.
- 8. In Daisy Chain mode, the flag outputs are single register-buffered and the partial flags are in asynchronous timing mode.




Figure 30. Block Diagram of 8,192 x 18 Synchronous FIFO Memory with Programmable Flags
Used in Depth Expansion Configuration

DEPTH EXPANSION CONFIGURATION (FWFT MODE)

In FWFT mode, the FIFOs can be connected in series (the data outputs of one FIFO connected to the data inputs of the next) with no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 31 shows a depth expansion using one IDT72V805/72V815/72V825/72V835/72V845 devices.

Care should be taken to select FWFT mode during Master Reset for all FIFOs in the depth expansion configuration. The first word written to an empty configuration will pass from one FIFO to the next ("ripple down") until it finally appears at the outputs of the last FIFO in the chain–no read operation is necessary but the RCLK of each FIFO must be free-running. Each time the data word appears at the outputs of one FIFO, that device's \overline{OR} line goes LOW, enabling a write to the next FIFO in line.

For an empty expansion configuration, the amount of time it takes for $\overline{\mathsf{OR}}$ of the last FIFO in the chain to go LOW (i.e. valid data to appear on the last FIFO's outputs) after a word has been written to the first FIFO is the sum of the delays for each individual FIFO:

where N is the number of FIFOs in the expansion and TRCLK is the RCLK period. Note that extra cycles should be added for the possibility that the tskew1 specification is not met between WCLK and transfer clock, or RCLK and transfer clock, for the \overline{OR} flag.

The "ripple down" delay is only noticeable for the first word written to an empty depth expansion configuration. There will be no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full depth expansion configuration will "bubble up" from the last FIFO to the previous one until it finally moves into the first FIFO of the chain. Each time a free location is

created in one FIFO of the chain, that FIFO's \overline{IR} line goes LOW, enabling the preceding FIFO to write a word to fill it.

For a full expansion configuration, the amount of time it takes for $\overline{\mbox{IR}}$ of the first FIFO in the chain to go LOW after a word has been read from the last FIFO is the sum of the delays for each individual FIFO:

$$(N-1)^*(3*transfer clock) + 2 Twclk$$

where N is the number of FIFOs in the expansion and TWCLK is the WCLK period. Note that extra cycles should be added for the possibility that the tskew1 specification is not met between RCLK and transfer clock, or WCLK and transfer clock, for the $\overline{\mathbb{R}}$ flag.

The Transfer Clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in data moving, as quickly as possible, to the end of the chain and free locations to the beginning of the chain.





Figure 31. Block Diagram of 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18, 8,192 x 18 Synchronous FIFO Memory with Programmable Flags Used in Depth Expansion Configuration

ORDERING INFORMATION



1205 dny 20

NOTES:

- 1. Industrial temperature range product for the 15ns speed grade is available as a standard device.
- Green parts are available. For specific speeds and packages contact your sales office.
 LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice PDN# SP-17-02

DATASHEET DOUCUMENT HISTORY

04/26/2001 pgs. 1, 4, 5 and 26. 02/22/2006 pgs. 1 and 26. 02/11/2009 pg. 26. 07/15/2014 pgs. 1, 2 and 26. 11/28/2016 pgs. 2 and 26.

03/19/2018 Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.