

# FAST CMOS OCTAL BUFFER/LINE DRIVER


# FEATURES:

- A and C grades
- Low input and output leakage ≤1µA (max.)
- CMOS power levels
- True TTL input and output compatibility:
  - VOH = 3.3V (typ.)
  - VOL = 0.3V(typ.)
- High Drive outputs (-15mA IOH, 64mA IOL)
- Meets or exceeds JEDEC standard 18 specifications
- · Power off disable outputs permit "live insertion"
- · Available in SOIC and QSOP packages

# **DESCRIPTION:**

The IDT octal buffer/line driver is built using an advanced dual metal CMOS technology. The FCT540T is similar in function to the FCT240T, except that the inputs and outputs are on opposite sides of the package. This pinout arrangement makes these devices especially useful as output ports for microprocessors and as backplane drivers, allowing ease of layout and greater board density.

# FUNCTIONAL BLOCK DIAGRAM




## INDUSTRIAL TEMPERATURE RANGE



#### **INDUSTRIAL TEMPERATURE RANGE**

## **PINCONFIGURATION**



#### **TOP VIEW**

Package Type	Package Code	Order Code
QSOP	PCG20	QG
SOIC	PSG20	SOG

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	–0.5 to +7	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +120	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.

2. Inputs and Vcc terminals only.

3. Output and I/O terminals only.

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF

NOTE:

1. This parameter is measured at characterization but not tested.

## PINDESCRIPTION

Pin Names	Description
$\overline{OE}A, \overline{OE}B$	3-State Output Enable Inputs (Active LOW)
Dx	Inputs
Ōx	Outputs

### FUNCTION TABLE<sup>(1)</sup>

	Inputs		
ŌĒA	<b>OE</b> B	D	Outputs
L	L	L	Н
L	L	Н	L
Н	Н	Х	Z

NOTE:

1. H = HIGH Voltage Level

X = Don't Care

L = LOW Voltage Level

Z = High Impedance



Feb.11.20



# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Industrial: TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C, VCC =  $5.0V \pm 5\%$ 

Symbol	Parameter	Tes	Test Conditions <sup>(1)</sup>		Тур. <sup>(2)</sup>	Max.	Unit
Vih	Input HIGH Level	Guaranteed Logic HIGH	Level	2	_	_	V
Vil	Input LOW Level	Guaranteed Logic LOW L	evel	_	_	0.8	V
Ін	Input HIGH Current <sup>(4)</sup>	Vcc = Max.	VI = 2.7V	_	_	±1	μA
lil	Input LOW Current <sup>(4)</sup>	Vcc = Max.	VI = 0.5V	_	_	±1	μA
Іоzн	High Impedance Output Current <sup>(4)</sup>	Vcc = Max.	VI = 2.7V	_	_	±1	μA
Iozl	(3-State Output pins) <sup>(4)</sup>		VI = 0.5V	_	_	±1	
li	Input HIGH Current <sup>(4)</sup>	Vcc = Max., VI = Vcc (N	Vcc = Max., VI = Vcc (Max.)		_	±1	μA
Vik	Clamp Diode Voltage	VCC = Min., IIN = -18mA	Vcc = Min., IIN = -18mA		-0.7	-1.2	V
Vн	Input Hysteresis	_		_	200	_	mV
lcc	Quiescent Power Supply Current	Vcc = Max. VIN = GND or Vcc			0.01	1	mA

# **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min	Iон = –8mA	2.4	3.3	—	V
		VIN = VIH or VIL	Iон = –15mA	2	3	_	
Vol	Output LOW Voltage	Vcc = Min	IoL = 64mA	—	0.3	0.55	V
		VIN = VIH OF VIL					
los	Short Circuit Current	VCC = Max., VO = GND <sup>(3)</sup>		-60	-120	-225	mA

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.

4. The test limit for this parameter is  $\pm 5\mu A$  at TA =  $-55^{\circ}C$ .

# **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditi	ons <sup>(1)</sup>	Min.	Тур. <sup>(2)</sup>	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	VCC = Max. $VIN = 3.4V^{(3)}$		_	0.5	2	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open OEA = OEB = GND One Input Toggling	VIN = VCC VIN = GND	_	0.15	0.25	mA/ MHz
		50% Duty Cycle					
IC	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open fi = 10MHz	Vin = Vcc Vin = GND	_	1.5	3.5	mA
		50% Duty Cycle $\overline{OE}A = \overline{OE}B = GND$ One Bit Toggling	VIN = 3.4V VIN = GND	—	1.8	4.5	
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN = VCC VIN = GND	—	3	6(5)	mA
		50% Duty Cycle OEA = OEB = GND Four Bits Toggling	Vin = 3.4V Vin = GND	_	5	14(5)	

#### NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of  $\Delta$ Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fiNi)$ 

- Icc = Quiescent Current
- $\Delta lcc$  = Power Supply Current for a TTL High Input (ViN = 3.4V) DH = Duty Cycle for TTL Inputs High
- NT = Number of TTL Inputs at DH
- ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
- fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
- fi = Output Frequency
- Ni = Number of Outputs at fo

All currents are in milliamps and all frequencies are in megahertz.

# SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			FCT540AT		FCT540CT		
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
<b>t</b> PLH	Propagation Delay	CL = 50pF	1.5	4.8	1.5	4.3	ns
<b>t</b> PHL	Dx to Ox	$RL = 500\Omega$					
<b>t</b> PZH	Output Enable Time		1.5	6.2	1.5	5.8	ns
tPZL							
tphz	Output Disable Time		1.5	5.6	1.5	5.2	ns
tPLZ							

#### NOTES:

1. See test circuit and waveforms.


2. Minimum limits are guaranteed but not tested on Propagation Delays.




#### 74FCT540AT/CT FASTCMOSOCTAL BUFFER/LINEDRIVER

#### **INDUSTRIAL TEMPERATURE RANGE**


# **TEST CIRCUITS AND WAVEFORMS**




Octal Link



#### DATA 🔽 1.5V 0V INPUT tsu tн ЗV TIMING 1.5V 0V INPUT ASYNCHRONOUS CONTROL **t**REM PRESET ЗV 1.5V 0V CLEAR ETC. SYNCHRONOUS CONTROL ЗV PRESET 1.5V 0V CLEAR tsu тн **CLOCK ENABLE** ETC. Octal Link





Propagation Delay


# SWITCHPOSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

**DEFINITIONS:** 


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.



Pulse Width

Octal Link



#### Enable and Disable Times


#### NOTES:

Octal Link

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tr  $\leq$  2.5ns; tr  $\leq$  2.5ns.



## ORDERING INFORMATION



## Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
А	74FCT540ATQG	PCG20	QSOP	Ι
	74FCT540ATQG8	PCG20	QSOP	Ι
	74FCT540ATSOG	PSG20	SOIC	Ι
	74FCT540ATSOG8	PSG20	SOIC	Ι
С	74FCT540CTQG	PCG20	QSOP	Ι
	74FCT540CTQG8	PCG20	QSOP	I
	74FCT540CTSOG	PSG20	SOIC	I
	74FCT540CTSOG8	PSG20	SOIC	I

# Datasheet Document History

10/10/2009	Pg. 6	Updated the ordering information by removing the "IDT" notation and non RoHS part.
11/28/2016	Pgs. 1,2,6	Updated datasheet obsolete SSOP package and added Tube, Tape and Reel.
05/06/2019	Pgs. 2,6	Added table under pin configuration diagram with detailed package information and orderable part information table.
02/11/2020	Pgs. 1-7	Rebranded as Renesas datasheet.



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.