The Intersil ISL54221 is a single supply dual 2:1 multiplexer that can operate from a single 2.7 V to 5.5 V supply. It contains two SPDT (Single Pole/Double Throw) switches configured as a DPDT. The part was designed for switching or routing of USB High-Speed signals and/or USB Full-speed signals in portable battery powered products.

The $6.7 \Omega$ switches can swing rail to rail and were specifically designed to pass USB full-speed data signals that range from 0 V to 3.3 V and USB high-speed data signals that range from 0 V to 400 mV . They have high bandwidth and low capacitance to pass USB high-speed data signals with minimal distortion.

The part can be used in Personal Media Players and other portable battery powered devices that need to route USB high-speed signals or full-speed signals to different transceiver sections of the device while connected to a single USB host (computer).

The digital logic inputs are 1.8 V logic compatible when operated with a 2.7 V to 3.6 V supply. The ISL54221 has an output enable pin to open all the switches. It can be used to facilitate proper bus disconnect and connection when switching between the USB sources.

The ISL54221 is available in a tiny 10 Ld 2.1 mmx 1.6 mm $\mu$ TQFN package. It operates over a temperature range of -40 to $+85^{\circ} \mathrm{C}$.

## Features

- High-Speed (480Mbps) and Full-Speed (12Mbps) Signaling Capability per USB 2.0
- 1.8 V Logic Compatible ( 2.7 V to +3.6 V supply)
- Enable Pin to Open all Switches
- Power OFF Protection
- D-/D+ Pins Overvoltage Tolerant to 5.5 V
- -3dB Frequency 742 MHz
- Low ON Capacitance 7.4 pF
- Low ON-Resistance . . . . . . . . . . . . . . . . . . . . . . . . . . . $6.7 \Omega$
- Single Supply Operation ( $\mathrm{V}_{\mathrm{DD}}$ )
2.7 V to 5.5 V
- Available in $\mu$ TQFN Package
- Pb-Free (RoHS Compliant)
- Compliant with USB 2.0 Short Circuit and Overvoltage Requirements Without Additional External Components


## Applications

- MP3 and other Personal Media Players
- Cellular/Mobile Phones
- PDA's
- Digital Cameras and Camcorders
- USB Switching


## Application Block Diagram



## Pinout

ISL54221
10 LD 2.1 X $1.6 \mu$ TQFN
TOP VIEW


NOTE:

1. Switches Shown for SEL = Logic "1" and $\overline{\mathrm{OE}}=$ Logic " 0 ".

## Truth Table

| $\overline{\mathbf{O E}}$ | SEL | HSD1-, HSD1+ | HSD2-, HSD2+ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | ON | OFF |
| 0 | 1 | OFF | ON |
| 1 | X | OFF | OFF |

Logic " 0 " when $\leq 0.5 \mathrm{~V}$, Logic " 1 " when $\geq 1.4 \mathrm{~V}$ with a 2.7 V to 3.6 V Supply.

## Pin Descriptions

| PIN NAME | DESCRIPTION |
| :---: | :--- |
| VDD | Power Supply |
| GND | Ground Connection |
| SEL | Select Logic Control Input |
| $\overline{\mathrm{OE}}$ | Bus Switch Enable |
| D+, D-, HSDx+, HSDx- | USB Data Port |

## Ordering Information

| PART NUMBER <br> (Note) | PART <br> MARKING | TEMP. RANGE <br> ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE <br> (Pb-Free) | PKG. <br> DWG. \# |
| :--- | :--- | :---: | :--- | :---: |
| ISL54221IRUZ-T* | GL | -40 to +85 | $10 \mathrm{Ld} 2.1 \times 1.6 \mathrm{~mm} \mu$ TQFN (Tape and Reel) | $\mathrm{L} 10.2 .1 \times 1.6 \mathrm{~A}$ |

*Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

| Absolute Maximum Ratings |  |
| :---: | :---: |
| VDD to GND | -0.3 to 6.5V |
| Input Voltages |  |
| HSD2x, HSD1x (Note 2). | -0.3V to 6.5V |
| SEL, $\overline{O E}$ (Note 2) | -0.3 to ( ( $\mathrm{V}_{\mathrm{DD}}$ ) +0.3 V ) |
| Output Voltages |  |
| D+, D- (Note 2). | -0.3V to 6.5V |
| Continuous Current (HSD2x, HSD1x) | $\pm 40 \mathrm{~mA}$ |
| Peak Current (HSD2x, HSD1x) |  |
| (Pulsed 1ms, 10\% Duty Cycle, Max) | $\pm 100 \mathrm{~mA}$ |
| ESD Rating: |  |
| Human Body Model | . $>6 \mathrm{kV}$ |
| Machine Model. | .>500V |
| Charged Device Model | .>2kV |

## Thermal Information

| Thermal Resistance (Typical, Note 3) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right.$ ) |
| :---: | :---: |
| 10 Ld $\mu$ TQFN Package | 155 |
| Maximum Junction Temperature (Plastic Package). | $+150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Conditions |  |
| Temperature Range. | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $V_{\text {DD }}$ Supply Voltage Range | 2.7 V to 5.5 V |
| Logic Control Input Voltage | 0 V to $\mathrm{V}_{\mathrm{DD}}$ |
| Analog Signal Range. | OV to $V_{\text {D }}$ |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:
2. Signals on HSD1x, HSD2x, D+,D-exceeding GND by specified amount are clamped. Signals on $\overline{\mathrm{OE}}$ and $\operatorname{SEL}$ exceeding $\mathrm{V}_{\mathrm{DD}}$ or $\operatorname{GND}$ by specified amount are clamped. Limit current to maximum current ratings.
3. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications - 2.7V to 5.5V Supply Test Conditions: $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SELH}}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{SELL}}=0.5 \mathrm{~V}$, $\mathrm{V}_{\overline{\mathrm{OE}}}=1.4 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{OEL}}}=0.5 \mathrm{~V}$, (Note 4), Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | $\begin{gathered} \text { TEMP } \\ \left({ }^{\circ} \mathrm{C}\right) \end{gathered}$ | $\begin{gathered} \text { MIN } \\ (\text { Notes 5, 6) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ (\text { Notes 5, 6) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, $\mathrm{V}_{\text {ANALOG }}$ | $V_{D D}=V_{D D}, S E L=0 V$ or $V_{D D}, \overline{O E}=0 \mathrm{~V}$ | Full | 0 | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| ON-Resistance, ron (High-Speed) | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{SEL}=0.5 \mathrm{~V}$ or $1.4 \mathrm{~V}, \overline{\mathrm{OE}}=0.5 \mathrm{~V}, \mathrm{I}_{\mathrm{Dx}}=40 \mathrm{~mA}$, $\mathrm{V}_{\mathrm{HSD} 1 \mathrm{x}}$ or $\mathrm{V}_{\mathrm{HSD} 2 \mathrm{x}}=0 \mathrm{~V}$ to 400 mV (see Figure 3, Note 9) | 25 | - | 6.7 | 8 | $\Omega$ |
|  |  | Full | - | - | 10 | $\Omega$ |
| ron Matching Between Channels, $\Delta \mathrm{r}_{\mathrm{ON}}$ (High-Speed) | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{SEL}=0.5 \mathrm{~V} \text { or } 1.4 \mathrm{~V}, \overline{\mathrm{OE}}=0.5 \mathrm{~V}, \mathrm{I}_{\mathrm{Dx}}=40 \mathrm{~mA} \text {, }$$\mathrm{V} \mathrm{~V}_{\mathrm{HSD} 1 \mathrm{x}} \text { or } \mathrm{V}_{\mathrm{HSD} 2 \mathrm{x}}=\text { Voltage at max roN },(\text { Notes } 8,9)$ | 25 | - | 0.117 | 0.45 | $\Omega$ |
|  |  | Full | - | - | 0.55 | $\Omega$ |
| ron Flatness, $\mathrm{R}_{\mathrm{FLAT}}(\mathrm{ON})$ (High-Speed) | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{SEL}=0.5 \mathrm{~V} \text { or } 1.4 \mathrm{~V}, \overline{\mathrm{OE}}=0.5 \mathrm{~V}, \mathrm{I}_{\mathrm{Dx}}=40 \mathrm{~mA},$ <br> $\mathrm{V}_{\text {HSD1x }}$ or $\mathrm{V}_{\text {HSD2 }}=0 \mathrm{~V}$ to 400 mV , (Notes 7, 9 ) | 25 | - | 0.94 | 1.2 | $\Omega$ |
|  |  | Full | - | - | 1.3 | $\Omega$ |
| OFF Leakage Current, IHSD1x(OFF) | $\begin{aligned} & V_{D D}=5.5 \mathrm{~V}, \mathrm{SEL}=\mathrm{V}_{\mathrm{DD}} \text { and } \overline{\mathrm{OE}}=0 \mathrm{~V} \text { or } \overline{\mathrm{OE}=} \mathrm{V}_{\mathrm{DD}}, \\ & \mathrm{~V}_{\mathrm{Dx}}=0.3 \mathrm{~V}, 3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HSD} 1 \mathrm{X}}=3.3 \mathrm{~V}, 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HSD}} 2 \mathrm{x}=0.3 \mathrm{~V}, \\ & 3.3 \mathrm{~V} \end{aligned}$ | 25 | -15 | 0.31 | 15 | nA |
|  |  | Full | -20 | - | 20 | nA |
| ON Leakage Current, IHSD1x(ON) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{SEL}=\overline{\mathrm{OE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Dx}}=0.3 \mathrm{~V}, 3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{HSD}} \mathrm{X}=0.3 \mathrm{~V}, 3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HSD}}=3.3 \mathrm{~V}, 0.3 \mathrm{~V} \end{aligned}$ | 25 | -20 | 2.2 | 20 | nA |
|  |  | Full | -25 | - | 25 | nA |
| OFF Leakage Current, InSD2x(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{SEL}=\overline{\mathrm{OE}}=0 \mathrm{~V} \text { or } \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{Dx}}=3.3 \mathrm{~V}, \\ & 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HSD} 2 \mathrm{x}}=0.3 \mathrm{~V}, 3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HSD} 1 \mathrm{X}}=3.3 \mathrm{~V}, 0.3 \mathrm{~V} \end{aligned}$ | 25 | -15 | 0.26 | 15 | nA |
|  |  | Full | -20 | - | 20 | nA |
| ON Leakage Current, ${ }_{\text {l }}$ HSD2x(ON) | $\begin{aligned} & V_{D D}=5.5 \mathrm{~V}, \mathrm{SEL}=\mathrm{V}_{\mathrm{DD}}, \overline{\mathrm{OE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Dx}}=0.3 \mathrm{~V}, 3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{HSD} 2 \mathrm{x}}=0.3 \mathrm{~V}, 3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HSD} 1 \mathrm{X}}=3.3 \mathrm{~V}, 0.3 \mathrm{~V} \end{aligned}$ | 25 | -20 | 2.1 | 20 | nA |
|  |  | Full | -25 | - | 25 | nA |
| Power OFF Leakage Current, $\mathrm{I}_{\mathrm{D}+}$, $\mathrm{I}_{\mathrm{D}-}$ | $\begin{aligned} & V_{D D}=O \mathrm{~V}, \mathrm{~V}_{\mathrm{D}+}=0 \mathrm{~V} \text { to } 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \text {, } \\ & \mathrm{SEL}=\mathrm{OE}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | 25 | - | 0.0047 | 0.025 | $\mu \mathrm{A}$ |
|  |  | Full | - | - | 0.40 | $\mu \mathrm{A}$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, ton | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ (see Figure 1) | 25 | - | 35 | - | ns |
| Turn-OFF Time, ${ }_{\text {OFFF }}$ | $V_{D D}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ (see Figure 1) | 25 | - | 27 | - | ns |
| Break-Before-Make Time Delay, $t_{\text {D }}$ | $V_{D D}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ (see Figure 2) | 25 | - | 10 | - | ns |

Electrical Specifications - 2.7V to 5.5V Supply Test Conditions: $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {SELH }}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{SELL}}=0.5 \mathrm{~V}$, $\mathrm{V}_{\overline{\mathrm{OE}} \mathrm{H}}=1.4 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{OEL}}}=0.5 \mathrm{~V}$, (Note 4), Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | $\begin{aligned} & \text { TEMP } \\ & \left({ }^{\circ} \mathrm{C}\right) \end{aligned}$ | $\begin{gathered} \text { MIN } \\ (\text { Notes 5, 6) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ (\text { Notes 5, 6) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Skew, (tSKEWOUT - ${ }^{\text {SKEWIN }}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{SEL}=0 \mathrm{~V} \text { or } 3.3 \mathrm{~V}, \overline{\mathrm{OE}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=720 \mathrm{ps} \text { at } 480 \mathrm{Mbps}, \\ & (\text { Duty } \mathrm{Cycle}=50 \%) \text { (see Figure } 6 \text { ) } \end{aligned}$ | 25 | - | 50 | - | ps |
| Rise/Fall Degradation (Propagation Delay), tpD | $\begin{aligned} & V_{D D}=3.3 \mathrm{~V}, \mathrm{SEL}=0 \mathrm{~V} \text { or } 3.3 \mathrm{~V}, \overline{\mathrm{OE}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}(\text { see Figure } 6) \end{aligned}$ | 25 | - | 250 | - | ps |
| Crosstalk | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=240 \mathrm{MHz}$ (see Figure 5) | 25 | - | -36 | - | dB |
| OFF-Isolation | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \overline{\mathrm{OE}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=240 \mathrm{MHz}$ | 25 | - | -32 | - | dB |
| -3dB Bandwidth | Signal $=0 \mathrm{dBm}, 0.2 \mathrm{Vdc}$ offset, $\mathrm{R}_{\mathrm{L}}=50 \Omega$ | 25 | - | 742 | - | MHz |
| OFF Capacitance, $\mathrm{C}_{\text {HSxOFF }}$ | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{SEL}=0 \mathrm{~V}, \overline{\mathrm{OE}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HSD1x}} \text { or } \\ & \mathrm{V}_{\mathrm{HSD} 2 \mathrm{x}}=\mathrm{V}_{\mathrm{Dx}}=0 \mathrm{~V}(\text { see Figure } 4) \end{aligned}$ | 25 | - | 2.8 | - | pF |
| COM ON Capacitance, $\mathrm{C}_{\mathrm{DX}(\mathrm{ON})}$ | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{SEL}=0 \mathrm{~V} \text { or } 3.3 \mathrm{~V}, \overline{\mathrm{OE}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{HSD1x}} \text { or } \mathrm{V}_{\mathrm{HSD} 2 \mathrm{x}}=\mathrm{V}_{\mathrm{Dx}}=0 \mathrm{~V} \text { (see Figure 4) } \end{aligned}$ | 25 | - | 7.4 | - | pF |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Power Supply Range, $\mathrm{V}_{\text {DD }}$ |  | Full | 2.7 |  | 5.5 | V |
| Positive Supply Current, IDD | $V_{D D}=5.5 \mathrm{~V}, \mathrm{SEL}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}, \overline{\mathrm{OE}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | 25 | - | 0.009 | 0.03 | $\mu \mathrm{A}$ |
|  |  | Full | - | - | 1 | $\mu \mathrm{A}$ |
| Positive Supply Current, IDD | $\mathrm{V}_{\mathrm{DD}}=4.3 \mathrm{~V}, \mathrm{SEL}=2.6 \mathrm{~V}, \overline{\mathrm{OE}}=0 \mathrm{~V}$ or 2.6 V | 25 | - | 0.159 | 0.6 | $\mu \mathrm{A}$ |
|  |  | Full | - | - | 1.6 | $\mu \mathrm{A}$ |
| Positive Supply Current, IDD | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{SEL}=1.4 \mathrm{~V}, \overline{\mathrm{OE}}=0 \mathrm{~V}$ or 1.4 V | 25 | - | 6.6 | 10 | $\mu \mathrm{A}$ |
|  |  | Full | - | - | 12 | $\mu \mathrm{A}$ |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Voltage Low, $\mathrm{V}_{\text {SELL }}, \mathrm{V}_{\overline{\text { EEL }}}$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | Full | - | - | 0.5 | V |
| Input Voltage High, $\mathrm{V}_{\text {SELH }}, \mathrm{V}_{\overline{\mathrm{OE}}}$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | Full | 1.4 | - | - | V |
| Input Voltage Low, $\mathrm{V}_{\text {SELL }}, \mathrm{V}_{\overline{\text { OEL }}}$ | $\mathrm{V}_{\mathrm{DD}}=4.3 \mathrm{~V}$ to 5.5 V | Full | - | - | 0.8 | V |
| Input Voltage High, $\mathrm{V}_{\text {SELH }}, \mathrm{V}_{\overline{\mathrm{OE}}}$ | $\mathrm{V}_{\mathrm{DD}}=4.3 \mathrm{~V}$ to 5.5 V | Full | 2.0 | - | - | V |
| Input Current, ISELL, ${ }^{\text {IOEL }}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{SEL}=0 \mathrm{~V}, \overline{\mathrm{OE}}=0 \mathrm{~V}$ | Full | - | 3.3 | - | nA |
| Input Current, ISELH | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{SEL}=5.5 \mathrm{~V}$ | Full | - | -3.6 | - | nA |
| Input Current, $\overline{\mathrm{IEEH}}$ | $V_{D D}=5.5 \mathrm{~V}, \overline{\mathrm{OE}}=5.5 \mathrm{~V}$ | Full | - | -8.2 | - | nA |

NOTES:
4. $\mathrm{V}_{\mathrm{LOGIC}}=$ Input voltage to perform proper function.
5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
6. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.
7. Flatness is defined as the difference between maximum and minimum value of ON-resistance over the specified analog signal range
8. ron matching between channels is calculated by subtracting the channel with the highest max ron value from the channel with lowest max ron value, between HSD2+ and HSD2- or between HSD1+ and HSD1-.
9. Limits established by characterization and are not production tested.

Test Circuits and Waveforms


Logic input waveform is inverted for switches that have the opposite logic sense.


Repeat test for all switches. $C_{L}$ includes fixture and stray capacitance.

$$
V_{\text {OUT }}=V_{\text {(INPUT) }} \frac{R_{L}}{R_{L}+r_{\text {ON }}}
$$

FIGURE 1B. TEST CIRCUIT

FIGURE 1. SWITCHING TIMES


Repeat test for all switches. $C_{L}$ includes fixture and stray capacitance.

FIGURE 2B. TEST CIRCUIT
FIGURE 2A. MEASUREMENT POINTS
FIGURE 2. BREAK-BEFORE-MAKE TIME


Repeat test for all switches.

FIGURE 3. ron TEST CIRCUIT

## Test Circuits and Waveforms (Continued)



Repeat test for all switches.

FIGURE 4. CAPACITANCE TEST CIRCUIT


FIGURE 6A. MEASUREMENT POINTS


Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches.

FIGURE 5. CROSSTALK TEST CIRCUIT

|tro - tri| Delay Due to Switch for Rising Input and Rising Output Signals.
|tfo - tfi| Delay Due to Switch for Falling Input and Falling Output Signals. |tskew_0| Change in Skew through the Switch for Output Signals.
|tskew_i| Change in Skew through the Switch for Input Signals.
FIGURE 6B. TEST CIRCUIT

FIGURE 6. SKEW TEST

## Application Block Diagram



## Detailed Description

The ISL54221 device is a dual single pole/double throw (SPDT) analog switch configured as a DPDT that operates from a single DC power supply in the range of 2.7 V to 5.5 V .

It was designed to function as a dual 2-to-1 multiplexer to select between two USB high-speed differential data signals in portable battery powered products. It is offered in a small $\mu$ TQFN package for use in MP3 players, cameras, PDAs, cellphones, and other personal media players. The device has an enable pin to open all switches.

The part consists of four $6 \Omega$ high-speed (HSx) switches. These switches have high bandwidth and low capacitance to pass USB high-speed ( 480 Mbps ) differential data signals with minimal edge and phase distortion. They can also swing from 0 V to $\mathrm{V}_{\mathrm{DD}}$ to pass USB full-speed (12Mbps) differential data signals with minimal distortion.

The ISL54221 was designed for MP3 players, cameras, cellphones, and other personal media player applications that have multiple high-speed or full-speed transceivers sections and need to multiplex between these USB sources to a single USB host (computer). A typical application block diagram of this functionality is shown on page 7.

A detailed description of the HS switches is provided in the following section.

## High-Speed (HSx) Switches

The HSx switches (HSD1-, HSD1+, HSD2-, HSD2+) are bi-directional switches that can pass rail-to-rail signals. When powered with a 3.3 V supply, these switches have a nominal $r_{O N}$ of $6 \Omega$ over the signal range of 0 V to 400 mV with a roN flatness of $0.94 \Omega$. The roN matching between the

HSD1 and HSD2 switches over this signal range is only $0.12 \Omega$, ensuring minimal impact by the switches to USB high-speed signal transitions. As the signal level increases, the ron switch resistance increases. At signal level of 3.3 V , the switch resistance is nominally $129 \Omega$. See Figures $7,8,9$ and 10 in the "Typical Performance Curves" on page 9.

The HSx switches were specifically designed to pass USB 2.0 high-speed (480Mbps) differential signals in the range of 0 V to 400 mV . They have low capacitance and high bandwidth to pass the USB high-speed signals with minimum edge and phase distortion to meet USB 2.0 high-speed signal quality specifications. See Figure 11 in the "Typical Performance Curves" on page 10 for USB High-speed Eye Pattern taken with switch in the signal path.

The HSx switches can also pass USB full-speed signals (12Mbps) with minimal distortion and meet all the USB requirements for USB 2.0 full-speed signaling. See Figure 12 in the "Typical Performance Curves" on page 11 for the USB Full-speed Eye Pattern taken with switch in the signal path.

The maximum normal operating signal range for the HSx switches is from $0 V$ to $V_{D D}$. The signal voltage should not be allow to exceed the $V_{D D}$ voltage rail or go below ground by more than 0.3 V for normal operation.

However in the event that the USB $5.25 \mathrm{~V} \mathrm{~V}_{\mathrm{BUS}}$ voltage gets shorted to one or both of the D-/D+ pins, the ISL54221 has special fault protection circuitry to prevent damage to the ISL54221 part. The fault circuitry allows the signal pins (D-, D+, HS1D-, HS1D+, HS2D-, HS2D+) to be driven up to 5.5 V while the $\mathrm{V}_{\mathrm{DD}}$ supply voltage is in the range of 0 V to 5.5 V . In this condition the part draws $<500 \mu \mathrm{~A}$ of current and causes no stress to the IC. In addition when $V_{D D}$ is at 0 V (ground)
all switches are OFF and the fault voltage is isolated from the other side of the switch. When $\mathrm{V}_{\mathrm{DD}}$ is in the range of 2.7 V to 5.5 V the fault voltage will pass through to the output of an active switch channel.

The HS1 channel switches are active (turned ON) whenever the SEL voltage is logic"0"(Low) and the $\overline{\mathrm{OE}}$ voltage is logic"0"(Low).

The HS2 channel switches are active (turned ON) whenever the SEL voltage is logic " 1 " (High) and the $\overline{\mathrm{OE}}$ voltage is logic "0" (Low).

## ISL54221 Operation

The following will discuss using the ISL54221 the "Application Block Diagram" on page 7.

## POWER

The power supply connected at the VDD pin provides the DC bias voltage required by the ISL54221 part for proper operation. The ISL54221 can be operated with a $V_{D D}$ voltage in the range of 2.7 V to 5.5 V . When used in a USB application, the $\mathrm{V}_{\mathrm{DD}}$ voltage should be kept in the range of 3.0 V to 5.5 V to ensure you get the proper signal levels for good signal quality.
A $0.01 \mu \mathrm{~F}$ or $0.1 \mu \mathrm{~F}$ decoupling capacitor should be connected from the VDD pin to ground to filter out any power supply noise from entering the part. The capacitor should be located as close to the VDD pin as possible.

In a typical application, $V_{D D}$ will be in the range of 2.8 V to 4.3 V and will be connected to the battery or LDO of the portable media device.

## LOGIC CONTROL

The state of the ISL54221 device is determined by the voltage at the SEL pin and the $\overline{\mathrm{OE}}$ pin. SEL is only active when the $\overline{\mathrm{OE}}$ pin is logic "0" (Low). Refer to "Truth Table" on page 2.

The ISL54221 logic pins are designed to minimize current consumption when the logic control voltage is lower than the $\mathrm{V}_{\mathrm{DD}}$ supply voltage. With $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ and logic pins at 1.4 V the part typically draws only $6.6 \mu \mathrm{~A}$. With $\mathrm{V}_{\mathrm{DD}}=4.3 \mathrm{~V}$ and logic pins at 2.6 V the part typically draws only $0.2 \mu \mathrm{~A}$. Driving the logic pins to the $V_{D D}$ supply rail minimizes power consumption.

The logic pins must be held High or Low and must not float.

## Logic Control Voltage Levels

With $\mathrm{V}_{\mathrm{DD}}$ supply voltage in the range of 2.7 V to 3.6 V the logic levels are:
$\overline{\mathrm{OE}}=$ Logic " 0 " (Low) when $\mathrm{V} \overline{\mathrm{OE}} \leq 0.5 \mathrm{~V}$
$\overline{\mathrm{OE}}=$ Logic "1" (High) when $\mathrm{V} \overline{\mathrm{OE}} \geq 1.4 \mathrm{~V}$
SEL = Logic " 0 " (Low) when $\mathrm{V}_{\text {SEL }} \leq 0.5 \mathrm{~V}$
SEL = Logic "1" (High) when $\mathrm{V}_{\mathrm{SEL}} \geq 1.4 \mathrm{~V}$

With $V_{D D}$ supply voltage in the range of 4.3 V to 5.5 V the logic levels are:
$\overline{\mathrm{OE}}=$ Logic " 0 " (Low) when $\mathrm{V}_{\overline{\mathrm{OE}}} \leq 0.8 \mathrm{~V}$
$\overline{\mathrm{OE}}=$ Logic " 1 " (High) when $\mathrm{V} \overline{\mathrm{OE}} \geq 2.0 \mathrm{~V}$
SEL = Logic " 0 " (Low) when $\mathrm{V}_{\text {SEL }} \leq 0.8 \mathrm{~V}$
SEL = Logic "1" (High) when $\mathrm{V}_{\text {SEL }} \geq 2.0 \mathrm{~V}$

## HSD1 USB Channel

If the SEL pin = Logic " 0 " and the $\overline{\mathrm{OE}}$ pin = Logic " 0 ", high-speed Channel 1 will be ON. The HSD1- and HSD1+ switches are ON and the HSD2- and HSD2+ switches are OFF (high impedance).

When a computer or USB hub is plugged into the common USB connector and channel one is active, a link will be established between the USB 1 driver section of the media player and the computer. The device will be able to transmit and receive data from the computer at a data rate of 480Mbps.

## HSD2 USB Channel

If the SEL pin = Logic " 1 " and the $\overline{\mathrm{OE}}$ pin = Logic " 0 ", high-speed Channel 2 will be ON. The HSD2- and HSD2+ switches are ON and the HSD1- and HSD1+ switches are OFF (high impedance).

When a USB cable from a computer or USB hub is connected at the common USB connector and the part has Channel 2 active, a link will be established between the USB 2 driver section of the media player and the computer. The device will be able to transmit and receive data from the computer at a data rate of 480 Mbps .

## All Switches OFF Mode

If the SEL pin = Logic " 0 " or Logic " 1 " and the $\overline{\mathrm{OE}}$ pin $=$ Logic "1", all of the switches will turn OFF (high impedance).

The all OFF state can be used to switch between the two USB sections of the media player. When disconnecting from one USB device to the other USB device, you can momentarily put the ISL54221 switch in the "all off" state in order to get the computer to disconnect from the one device so it can properly connect to the other USB device when that channel is turned ON.

## USB 2.0 V BUS Short Requirements

The USB specification in section 7.1.1 states a USB device must be able to withstand a $V_{B U S}$ short to the $\mathrm{D}+$ or D signal lines when the device is either powered off or powered on for at least 24 hours. The ISL54220 part has special fault protection circuitry to meet these short circuit requirements.

The fault protection circuitry allows the signal pins ( $\mathrm{D}-\mathrm{D}, \mathrm{D}$, HS1D-, HS1D+, HS2D-, HS2D+) to be driven up to 5.5 V while the $\mathrm{V}_{\mathrm{DD}}$ supply voltage is in the range of 0 V to 5.5 V . In this overvoltage condition the part draws $<500 \mu \mathrm{~A}$ of current and causes no stress/damage to the IC.

In addition when $\mathrm{V}_{\mathrm{DD}}$ is at OV (ground) all switches are OFF and the shorted $V_{B U S}$ voltage is isolated from the other side of the switch. When $V_{D D}$ is in the range of 2.7 V to 5.5 V the shorted $\mathrm{V}_{\mathrm{B}}$. voltage will pass through to the output of an active (turned ON) switch channel but not through a turned OFF channel. Any components connected on the active channel must be able to withstand the overvoltage condition.

Note: During the fault condition normal operation of the USB channel is not guaranteed until the fault condition is removed.

Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified


FIGURE 7. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE


FIGURE 8. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE


FIGURE 10. ON-RESISTANCE vs SWITCH VOLTAGE

Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)


TIME SCALE ( $0.2 \mathrm{~ns} / \mathrm{DIV}$ )
FIGURE 11. EYE PATTERN: 480Mbps WITH SWITCHES IN THE SIGNAL PATH

Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)


FIGURE 12. EYE PATTERN: 12Mbps WITH SWITCHES IN THE SIGNAL PATH


FIGURE 13. FREQUENCY RESPONSE


FIGURE 14. OFF-ISOLATION

## Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)



## Die Characteristics

# SUBSTRATE POTENTIAL (POWERED UP): 

GND
TRANSISTOR COUNT:
325

## PROCESS:

## Submicron CMOS

FIGURE 15. CROSSTALK
© Copyright Intersil Americas LLC 2008. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.htm modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)



L10.2.1x1.6A
10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOMINAL | MAX |  |
| A | 0.45 | 0.50 | 0.55 | - |
| A1 | - | - | 0.05 | - |
| A3 | 0.127 REF |  |  | - |
| b | 0.15 | 0.20 | 0.25 | 5 |
| D | 2.05 | 2.10 | 2.15 | - |
| E | 1.55 | 1.60 | 1.65 | - |
| e | 0.50 BSC |  |  | - |
| k | 0.20 | - | - | - |
| L | 0.35 | 0.40 | 0.45 | - |
| N | 10 |  |  | 2 |
| Nd | 4 |  |  | 3 |
| Ne | 1 |  |  | 3 |
| $\theta$ | 0 | - | 12 | 4 |

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on D and E side, respectively.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Maximum package warpage is 0.05 mm .
8. Maximum allowable burrs is 0.076 mm in all directions.
9. Same as JEDEC MO-255UABD except:

No lead-pull-back, "A" MIN dimension = 0.45 not 0.50 mm "L" MAX dimension $=0.45$ not 0.42 mm .
10. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.


