# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



## Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# **Application Note**

# 78K0/Kx2-L

# **Sample Program (Operational Amplifier)**

# **Amplifying Analog Voltages in Single-Amplifier Mode**

This document describes an operation overview of the sample program and how to use it, as well as how to set up and use the operational amplifier. In the sample program, a non-inverting amplifier is set up by using operational amplifier 0 in the single-amplifier mode, the amplified analog voltage is A/D converted using the A/D converter, and then the conversion results and the average of four conversion results are saved in the RAM area.

# Target devices

78K0/KY2-L microcontroller 78K0/KA2-L microcontroller 78K0/KB2-L microcontroller 78K0/KC2-L microcontroller

## CONTENTS

CHAPTER 1 OVERVIEW					
1.1 Primary Initial Settings					
1.2 Processing After Main Loop					
1.3 Single-Amplifier Mode					
CHAPTER 2 CIRCUIT DIAGRAM					
2.1 Circuit Diagram					
CHAPTER 3 SOFTWARE					
3.1 Included Files					
	Internal Peripheral Functions to Be Used				
3.3 Initial Settings and Operation Overview	Initial Settings and Operation Overview				
3.4 Flow Charts					
CHAPTER 4 SETTING METHODS	1°				
4.1 Setting up Operational Amplifier 0	1 <sup>-</sup>				
4.2 Software Coding Example	16				
CHAPTER 5 RELATED DOCUMENTS	18				
APPENDIX A PROGRAM LIST	19				
APPENDIX B USING 78K0/KC2-L 44-PIN PRODUCTS	4 <sup>-</sup>				
APPENDIX C REVISION HISTORY	14				

Document No. U19694EJ1V0AN00 (1st edition)

Date Published September 2009 N

- The information in this document is current as of May, 2009. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets,
  etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or
  types are available in every country. Please check with an NEC Electronics sales representative for
  availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
  written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
  appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
  property rights of third parties by or arising from the use of NEC Electronics products listed in this document
  or any other liability arising from the use of such products. No license, express, implied or otherwise, is
  granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of a customer's equipment shall be done under the full
  responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
  customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. In addition, NEC Electronics products are not taken measures to prevent radioactive rays in the product design. When customers use NEC Electronics products with their products, customers shall, on their own responsibility, incorporate sufficient safety measures such as redundancy, fire-containment and anti-failure features to their products in order to avoid risks of the damages to property (including public or social property) or injury (including death) to persons, as the result of defects of NEC Electronics products.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
  "Specific".
  - The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

## (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E0904E

## **CHAPTER 1 OVERVIEW**

An example of using the operational amplifier is presented in this sample program. A non-inverting amplifier is set up by using operational amplifier 0 in the single-amplifier mode, the amplified analog voltage is A/D converted using the A/D converter, and then the conversion results and the average of four conversion results are saved in the RAM area.

## 1.1 Primary Initial Settings


The primary initial settings are as follows:

- <Option byte settings>
- Allowing the internal low-speed oscillator to be programmed to stop
- Disabling the watchdog timer
- Setting the internal high-speed oscillation clock frequency to 8 MHz
- · Disabling LVI from being started by default
- <Settings during initialization immediately after a reset ends>
- · Specifying the ROM and RAM sizes
- Setting up I/O ports
  - Specifying the P20/AMP0-, P21/AMP0OUT, and P22/AMP0+ pins as analog input pins
- $\bullet$  Checking whether  $V_{\text{DD}}$  is 2.7 V or more by using the low-voltage detector  $^{\text{Note 1}}$
- Specifying that the CPU clock and peripheral hardware clock run on the internal high-speed oscillation clock (8 MHz)
- Stopping the internal low-speed oscillator
- Disabling peripheral hardware not to be used
- Specifying single-amplifier mode for operational amplifier 0
- Setting up the A/D converterNote 1
  - Specifying the standard mode as the operating mode and 264/fprs (about 33 µs) as the conversion time
  - Specifying ANI1 Note 2 as the analog input channel
  - Enabling the INTAD interrupt for exiting the HALT mode during A/D conversion
- Notes 1. For details about the low-voltage detector and A/D converter, refer to the 78K0/Kx2-L User's Manual.
  - 2. Analog input pin ANI1 of the A/D converter is alternately used as the AMP0OUT pin of operational amplifier 0. By specifying ANI1 as the analog input channel of the A/D converter, the analog voltage amplified by using operational amplifier 0 in the single-amplifier mode can be input to the A/D converter.

# 1.2 Processing After Main Loop

After the initial settings have been specified, A/D conversion starts, the amplified analog voltage from the AMP0+pin is input to ANI1 and A/D converted four times, the correction value for the input offset voltage of operational amplifier 0 is added to the conversion results, and then the results are saved in the RAM area. After the four conversion results are saved, A/D conversion is stopped. After A/D conversion is stopped, the average of four A/D conversion results is calculated and saved in the RAM area.


## [Operation overview]



## 1.3 Single-Amplifier Mode

## (1) Example of using the single-amplifier mode

By using operational amplifier 0 in the single-amplifier mode, two input pins (the AMP0- and AMP0+ pins) and one output pin (the AMP0OUT pin) can be used to enable operational amplifier 0 to be used as a single-power-supply amplifier that can be connected externally. Because the AMP0OUT pin is alternately used as the analog input pin of the A/D converter (ANI1), the amplified voltage can be input to the A/D converter. An example of using the single-amplifier mode is shown below.



In the figure above, the analog voltage from the variable resistor (VR) connected to the AMP0+ pin is amplified by ((R2 + R1)/R1) and then output to the analog input pin (ANI1) of the A/D converter. To use operational amplifier 0 in the single-amplifier mode, specify the resistance of R1 and R2 in accordance with the target gain. In this sample program, R1 is 1 k $\Omega$  and R2 is 9.1 k $\Omega$ , so the gain is about tenfold.

Caution In this sample program, a voltage greater than AVREF/10 does not need to be input to the AMP0+ pin because the gain is assumed to be about tenfold. Therefore, by connecting R3 (9.1 k $\Omega$ ) between VR (1 k $\Omega$ ) and AVREF, the analog voltage input to the AMP0+ pin is set to be in the range from Vss to AVREF/10.

## (2) Input offset voltage

An input offset voltage of up to  $\pm 10$  mV is generated for operational amplifier 0. Therefore, the target output voltage (the analog voltage input to the AMP0+ pin  $\times$  gain) differs from the actual output voltage. Therefore, when performing A/D conversion on the output of operational amplifier 0, the A/D conversion results must be corrected in accordance with the input offset voltage.

In this sample program, a correction value of  $-5^{\text{Note}}$  is added to the A/D conversion results to handle the effects of the input offset voltage.


**Note** The input offset voltage varies depending on the device used and the operating environment. When adding a correction value to the A/D conversion results, adjust the correction value in accordance with the input offset voltage.

## **CHAPTER 2 CIRCUIT DIAGRAM**

This chapter provides a circuit diagram used in this sample program.

## 2.1 Circuit Diagram

A circuit diagram is shown below.



- Notes 1. This is shared with AVss in the 78K0/KY2-L and 78K0/KA2-L.
  - 2. This is provided only in the 78K0/KB2-L and 78K0/KC2-L.
- Cautions 1. Use the microcontroller at a voltage in the range of 2.94 V  $\leq$  VDD  $\leq$  5.5 V.
  - 2. Connect REGC to Vss via a capacitor (0.47 to 1  $\mu$ F).
  - 3. For the 78K0/KY2-L and 78K0/KA2-L, Vss is also used as the ground potential for the A/D converter. Be sure to connect Vss to a stable GND.
  - 4. Make the AVss pin have the same potential as Vss and connect it directly to GND (only for the 78K0/KB2-L and 78K0/KC2-L microcontrollers).
  - 5. Make sure that the AVREF voltage is 2.7 V or more, 5.5 V or less, and VDD or less.
  - 6. Handle unused pins that are not shown in the circuit diagram as follows:
    - I/O ports: Set them to output mode and leave them open (unconnected).
    - Input ports: Connect them independently to VDD or Vss via a resistor.
  - 7. In this sample program, the P121/X1/TOOLC0 and P122/X2/EXCLK/TOOLD0 pins are used for on-chip debugging.
  - 8. For details about the resistance of the resistors to connect to the AMP0+, AMP0-, and AMP0OUT pins, refer to 1.3 Single-Amplifier Mode.

# **CHAPTER 3 SOFTWARE**

This chapter describes the files included in the compressed file to be downloaded, internal peripheral functions of the microcontroller to be used, and initial settings and provides an operation overview of the sample program and the flow charts.

# 3.1 Included Files

The following table shows the files included in the compressed file to be downloaded.

File Name	Description	Compressed (*.zip) File Included	
		200	₽М 1 32
main.asm (Assembly language version) main.c	Source file for hardware initialization processing and main processing of microcontroller	Note	● Note
(C language version)			
op.asm	Assembler source file for setting the option byte  (This file is used for setting up the watchdog timer and internal low-speed oscillator and selecting the internal high-speed oscillation clock frequency.)	•	•
Kx2-L_AMP.prw	Work space file for integrated development environment PM+		•
Kx2-L_AMP.prj	Project file for integrated development environment PM+		•

Note "main.asm" is included with the assembly language version, and "main.c" with the C language version.

Remark



: Only the source file is included.



: The files to be used with integrated development environment PM+ are included.

## 3.2 Internal Peripheral Functions to Be Used

The following internal peripheral functions of the microcontroller are used in this sample program.

# (1) Peripheral hardware

• Operational amplifier 0: Used to amplify the analog voltage.

A/D converter: Performs 10-bit resolution A/D conversion.
 Low-voltage detector: Used to check that V<sub>DD</sub> is 2.7 V or more.

## (2) Pins

• P20/AMP0-: Used as the inverted input of operational amplifier 0.

• P21/AMP0OUT: Used as the output of operational amplifier 0.

• P22/AMP0+: Used as the non-inverted input of operational amplifier 0.

## 3.3 Initial Settings and Operation Overview

In this sample program, initial settings including the selection of the clock frequency, setting of the I/O ports, and setting of operational amplifier 0 are performed. After the initial settings have been specified, A/D conversion starts, the amplified analog voltage from the AMP0+ pin is input to ANI1 and A/D converted four times, the correction value for the input offset voltage of operational amplifier 0 is added to the conversion results, and then the results are saved in the RAM area. After the four conversion results are saved, A/D conversion is stopped. After A/D conversion is stopped, the average of four A/D conversion results is calculated and saved in the RAM area.

The details are described in the status transition diagram shown below.

### Initial settings

- <Option byte settings>
- Allowing the internal low-speed oscillator to be programmed to stop
- · Disabling the watchdog timer
- Setting the internal high-speed oscillation clock frequency to 8 MHz
- Disabling LVI from being started by default
- <Settings during initialization immediately after a reset ends>
- Specifying the ROM and RAM sizes
- Setting up I/O ports
- Specifying the P20/AMP0-, P21/AMP0OUT, and P22/AMP0+ pins as analog input pins
- $\bullet$  Checking whether  $V_{\text{DD}}$  is 2.7 V or more by using the low-voltage detector
- Specifying that the CPU clock and peripheral hardware clock run on the internal high-speed oscillation clock (8 MHz)
- Stopping the internal low-speed oscillator
- Disabling peripheral hardware not to be used
- Specifying single-amplifier mode for operational amplifier 0
- Setting up the A/D converter
  - Specifying the standard mode as the operating mode and 264/fprs (about 33 \u03c4s) as the A/D conversion time
  - Specifying ANI1 (alternately used as AMP0OUT) as the analog input channel
  - Enabling the INTAD interrupt for exiting the HALT mode during A/D conversion




# Main processing

- Starting the A/D converter
- Performing A/D conversion four times on the amplified analog voltage from the AMP0+ pin input to ANI1, adding the correction value for the input offset voltage of operational amplifier 0 to the conversion results, and then saving the results in the RAM area
- Stopping the A/D converter
- Calculating the average of four A/D conversion results and saving the result in the RAM area

# 3.4 Flow Charts

The flow charts for the sample program are shown below.



- **Notes 1.** The option byte is automatically referenced by the microcontroller immediately after a reset ends. In this sample program, the following settings are specified using the option byte:
  - Allowing the internal low-speed oscillator to be programmed to stop
  - Disabling the watchdog timer
  - Setting the internal high-speed oscillation clock frequency to 8 MHz
  - Disabling LVI from being started by default
  - 2. The low-voltage detector is enabled, and then the system is made to wait at least 10  $\mu$ s until the low-voltage detector stabilizes.
  - **3.** A correction value of –5 is added to the A/D conversion results to handle the effects of the input offset voltage of operational amplifier 0.
  - **4.** A/D conversion starts after the system waits for 1  $\mu$ s until operation stabilizes after the A/D voltage comparator is started.
  - 5. To reduce the effects of noise, the HALT mode is entered until A/D conversion ends.

## **CHAPTER 4 SETTING METHODS**

This chapter describes how to set up operational amplifier 0 and provides software coding examples.

For details about the A/D converter settings, refer to the <u>78K0/Kx2-L Sample Program (A/D Converter) Successive</u> A/D Conversion & Average Value Calculation Application Note.

For other initial settings, refer to the <u>78K0/Kx2-L Sample Program (Initial Settings) LED Lighting Switch Control</u> Application Note.

For how to set registers, refer to the 78K0/Kx2-L User's Manual.

For assembler instructions, refer to the <u>78K/0 Series Instructions User's Manual</u>.

# 4.1 Setting up Operational Amplifier 0

Operational amplifier 0 uses the following registers:

- Operational amplifier 0 control register (AMP0M)
- A/D port configuration register 0 (ADPC0)
- Port mode register 2 (PM2)

[Example of the setup procedure when outputting the analog voltage amplified in single-amplifier mode to the A/D converter]

- <1> Use the ADPC0 register to specify the pins to be used in the single-amplifier mode (AMP0-, AMP0+, and AMP0OUT) as analog input pins.
- <2> Use the PM2 register to specify the pins to be used in the single-amplifier mode (AMP0-, AMP0+, and AMP0OUT) as input pins.
- <3> Set the OPAMP0E bit of the AMP0M register to 1 to enable operation in single-amplifier mode.
- <4> Use the ADS register of the A/D converter to specify ANI1 (alternately used as AMP0OUT) as the analog input channel.

# (1) Operational amplifier 0 control register (AMP0M)

This register controls the operation of operational amplifier 0.

Figure 4-1. Format of Operational Amplifier 0 Control Register (AMP0M)

OPAMP0E	PGAEN	0	0	0	0	AMP0VG1	AMP0VG0
		Г					
			AMP0VG1 AMP0VG0 PGA mode of operational amplifier 0 gain selection			al amplifier 0 gain selection	
		L	0	0	×4		
			0	1	×8		
			1	0	×16		
			1	1	×32		
			OPAMP0E	PGAEN	Оре	erational amplif	ier 0 operation control
			0	0	Stops operational amplifier 0 operation		
			0	1	Enables o	Enables operational amplifier 0 (PGA mode only)	
					operation		
			1	0	Enables operational amplifier 0 (single-amplifier		
					mode only	) operation	
			1	1	Enables operational amplifier 0 (simultaneous		
					operation i	in the PGA and	d single-amplifier modes)
					operation		

- Cautions 1. When using the PGA mode, use the ADPC0 register to select the PGAIN/AMP0OUT/ANI1/P21 pin as an analog input.
  - 2. When using the single-amplifier mode, use the ADPC0 register to select the AMP0OUT/PGAIN/ANI1/P21, AMP0-/ANI0/P20, and AMP0+/ANI2/P22 pins as analog inputs.
  - 3. When using as digital inputs the pins of port 2, which are not used with operational amplifier 0, when operational amplifier 0 is used, make sure that the input levels are fixed.
  - 4. Be sure to clear bits 5 to 2 to "0".

**Remark** The values written in red in the above figure are specified in this sample program.

## (2) A/D port configuration register 0 (ADPC0)

ADPC0 switches the P20/AMP0-/ANI0 to P27/ANI7 pins to digital I/O or analog input of port. Each bit of ADPC0 corresponds to a pin of port 2 and can be specified in 1-bit units.

Specify the pins to be used in the PGA mode or single-amplifier mode as analog input pins by using ADPC0.

ADPCS7<sup>Note 1</sup> ADPCS6<sup>Note 2</sup> ADPCS5<sup>Note 2</sup> ADPCS4<sup>Note 2</sup> ADPCS3 ADPCS2 ADPCS1 ADPCS0

ADPCS

Figure 4-2. Format of A/D Port Configuration Register 0 (ADPC0)

- **Notes 1.** This bit can be set only in the 78K0/KC2-L. Be sure to clear this bit to 0 in the 78K0/KY2-L, 78K0/KA2-L, and 78K0/KB2-L.
  - 2. This bit can be set only in the 78K0/KA2-L and 78K0/KC2-L. Be sure to clear this bit to 0 in the 78K0/KY2-L and 78K0/KB2-L.

**ADPCSn** 

Digital I/O

Analog input Digital I/O

Digital I/O or analog input selection (n = 3 to 7)

- Cautions 1. Set the pin set to analog input to the input mode by using port mode register 2 (PM2).
  - 2. If data is written to ADPC0, a wait cycle is generated. Do not write data to ADPC0 when the peripheral hardware clock (fprs) is stopped.

**Remark** The values written in red in the above figure are specified in this sample program.


## (3) Port mode register 2 (PM2)

When using the AMP0-/ANI0/P20, AMP0OUT/PGAIN/ANI1/P21, and AMP0+/ANI2/P22 for operational amplifier 0, set PM20 to PM22 to 1.

The output latches of P20 to P22 at this time may be 0 or 1.

If PM20 to PM22 are set to 0, they cannot be used as the operational amplifier 0 pins.

Figure 4-3. Format of Port Mode Register 2 (PM2)



- **Notes 1.** This bit can be set only in the 78K0/KC2-L. Be sure to set this bit to 1 in the 78K0/KY2-L, 78K0/KA2-L, and 78K0/KB2-L.
  - 2. This bit can be set only in the 78K0/KA2-L and 78K0/KC2-L. Be sure to set this bit to 1 in the 78K0/KY2-L and 78K0/KB2-L.

**Remark** The values written in red in the above figure are specified in this sample program.

## (4) Analog input channel specification register (ADS)

This register specifies the analog input channel of the A/D converter. The analog voltage amplified by using operational amplifier 0 in the single-amplifier mode can be input to the A/D converter by specifying analog input pin ANI1 as the analog input channel of the A/D converter, because the AMPOOUT pin of operational amplifier 0 is alternately used as ANI1 of the A/D converter.

0 **ADOAS** ADS3 ADS<sub>2</sub> ADS<sub>1</sub> ADS0 0 0 ADOAS ADS3 ADS<sub>2</sub> ADS<sub>1</sub> ADS0 Analog input channel Input source P20/ANI0 pin 0 ANI0 0 0 0 0 ANI1 P21/ANI1 pin 0 0 0 n 0 0 1 0 ANI2 P22/ANI2 pin 0 0 1 ANI3 P23/ANI3 pin 0 1 0 0 0 ANI4 P24/ANI4 pin 0 0 1 0 ANI5 P25/ANI5 pin 1 0 0 ANI6 P26/ANI6 pin n 1 1 0 1 1 1 ANI7 P27/ANI7 pin 0 0 1 0 0 0 ANI8 P10/ANI8 pin 0 1 0 0 1 ANI9 P11/ANI9 pin 0 1 0 1 0 ANI10 P12/ANI10 pin **PGAIN** PGA output signal 1 Х Х Х Х Other than the above Setting prohibited

Figure 4-4. Format of Analog Input Channel Specification Register (ADS)

## Cautions 1. Be sure to clear bits 7, 5, and 4 to "0".

- 2. Set a channel to be used for A/D conversion in the input mode by using port mode register 2 (PM2).
- 3. Set ADS after PGA operation setting when selecting the PGA output signal as analog input.
- 4. If data is written to ADS, a wait cycle is generated. Do not write data to ADS when the peripheral hardware clock (fprs) is stopped.

# **Remarks 1.** A/D converter analog input pins differ depending on products.

• 78K0/KY2-L: ANI0 to ANI3

• 78K0/KA2-L: ANI0 to ANI5

• 78K0/KB2-L: ANI0 to ANI3, ANI8 to ANI10

• 78K0/KC2-L: ANI0 to ANI10

2. The values written in red in the above figure are specified in this sample program.


3. x: don't care

## 4.2 Software Coding Example

The settings to be specified for operational amplifier 0 in the 78K0/KC2-L source program are shown below as a software coding example.

For details about the registers used for the A/D converter (ADCE, ADCS, and ADCR), refer to the <u>78K0/Kx2-L</u> <u>Sample Program (A/D Converter) Successive A/D Conversion & Average Value Calculation Application Note.</u>

## (1) Assembly language



## (2) C language

```
void hdwinit(void){
                                               Specify the P20/AMP0-, P21/AMP0OUT, and
                                                  P22/AMP0+ pins as analog input pins.
             • • • (Omitted) • • •
             ADPCO = Ob11111000; /* Specify P20 to P22 as analog input pins */
                                                 Specify P20 to P22
             • • • (Omitted) • • •
                                                   as input ports.
                     = 0b00000111; */* Specify P20 to P22 as input ports */
                                                                         Specify single-amplifier mode
             • • • (Omitted) • • •
                                                                           for operational amplifier 0.
             AMPOM = 0b10000000; /* Operational amplifier 0 control register */
                                               Specify ANI1 as the analog
             • • • (Omitted) • • •
                                                    input channel.
                    = 0b00000001; 4/* Specify ANI1 (AMPOOUT) as the analog input channel */
             • • • (Omitted) • • •
             void main(void)
             {
                                       Start the A/D voltage
             • • • (Omitted) • • •
                                          comparator.
                                       /* Start the A/D voltage comparator */
                      /* Perform the specified number of A/D conversions and save the conversion
             results */
Read the
                     for (ucCounter = 0; ucCounter < 4; ucCounter++) {</pre>
  A/D
                              ADIF = 0;
                                              /* Clear the INTAD interrupt request */
conversion
                              ADCS = 1; /* Start A/D conversion */
 results
 after A/D
                                                       Start A/D conversion.
conversion
                              /* Make the system wait until A/D conversion ends */
  ends.
                                             /* Enter the HALT mode (Exit the HALT mode by generating
                              HALT();
             an INTAD interrupt) */
                              ushWork = ADCR;
                                                       /* Read the A/D conversion results */
                            \blacksquare ADCS = 0;
                                              /* Stop A/D conversion */
             Stop A/D conversion.
                              ^{\prime} ^{\prime} Save and correct the A/D conversion results (to handle the effects of
             the input offset voltage of operational amplifier 0) */
                              ushAdcBuffer[ucCounter] = ( ushWork + shAdcAdjust );
                                      Stop the A/D voltage comparator.
                     ADCE = 0; /* Stop the A/D voltage comparator */
```

# **CHAPTER 5 RELATED DOCUMENTS**

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

	English		
78K0/Kx2-L User's Manual			PDF
78K/0 Series Instructions User's Manual			PDF
RA78K0 Assembler Package User's Manual Language			PDF
	PDF		
CC78K0 C Compiler User's Manual Language			PDF
		Operation	PDF
PM+ Project Manager User's Manual			PDF
78K0/Kx2-L	Sample Program (Initial Settings) LED Lighting	PDF	
Application Note	Sample Program (A/D Converter) Successive Value Calculation	PDF	

## APPENDIX A PROGRAM LIST

As a program list example, the 78K0/KC2-L microcontroller source program is shown below.

## main.asm (assembly language version)

```
NEC Electronics
                    78K0/KC2-L Series
 78KO/KC2-L Series Sample Program (Operational Amplifier)
 Amplifying Analog Voltages in Single-Amplifier Mode
 ;<<History>>
     2009.1.--
               Release
 ;<<Overview>>
 ; This sample program presents an example of using the operational amplifier.
 ; A non-inverting amplifier is set up by using operational amplifier 0 in the
 ; single-amplifier mode, the amplified analog voltage is A/D converted using
 ; the A/D converter, and then the conversion results and the average of four
 ; conversion results are saved in the RAM area.
 ; <Primary initial settings>
 ; (Option byte settings)
 ; - Allowing the internal low-speed oscillator to be programmed to stop
 ; - Disabling the watchdog timer
 ; - Setting the internal high-speed oscillation clock frequency to 8 MHz
 ; - Disabling LVI from being started by default
 ; (Settings during initialization immediately after a reset ends)
 ; - Specifying the ROM and RAM sizes
 ; - Setting up I/O ports
    \rightarrow Specifying the P20/AMP0-, P21/AMP0OUT, and P22/AMP0+ pins as analog input pins
 ; - Checking whether VDD is 2.7 V or more by using the low-voltage detector
 ; - Specifying that the CPU clock and peripheral hardware clock run on the internal
    high-speed oscillation clock (8 MHz)
 ; - Stopping the internal low-speed oscillator
 ; - Disabling peripheral hardware not to be used
 ; - Specifying single-amplifier mode for operational amplifier 0
 ; - Setting up the A/D converter
    \rightarrow Specifying the standard mode as the operating mode and 264/fPRS (about 33 us) as
the conversion time
```

```
; \rightarrow Specifying ANI1 as the analog input channel
  \rightarrow Enabling the INTAD interrupt
  : <Area in which to save the A/D conversion results>
; +-----
; | Data Type
                           | Variable Name
; |------|
; | A/D conversion result (1st time) | RADCBUF + 0
; | A/D conversion result (2nd time) | RADCBUF + 2
; | A/D conversion result (3rd time) | RADCBUF + 4
; | A/D conversion result (4th time) | RADCBUF + 6
; | A/D conversion result (average) | RADCAVR
; <I/O port settings>
; Input: P20 to P22
 * Set all unused ports that can be specified as output ports as output ports.
Vector table
._____
            CSEG AT
XVECT1
                      0000H
       RESET_START
  DW
                    ;0000H RESET input, POC, LVI, WDT
            CSEG AT
XVECT2
                      0004H
       IINIT
                      ;0004H INTLVI
   DM
                      ;0006H INTP0
   DW
       IINIT
   DW
       IINIT
                      ;0008H INTP1
                      ;000AH INTP2
   DM
        IINIT
                      ;000CH INTP3
   DW
        IINIT
                      ;000EH INTP4
   DW
        IINIT
   DM
        IINIT
                      ;0010H INTP5
   DW
        IINIT
                      ;0012H INTSRE6
   DW
        IINIT
                      ;0014H INTSR6
   DM
        IINIT
                      ;0016H INTST6
        IINIT
                      ;0018H INTCSI10
   DW
   DW
        IINIT
                      ;001AH INTTMH1
                      ;001CH INTTMH0
   DW
        IINIT
                      ;001EH INTTM50
   DW
        IINIT
   DW
        IINIT
                      ;0020H INTTM000
```

```
;0022H INTTM010
   DW
       IINIT
                   ;0024H INTAD
   DW
       IINIT
   DM
       IINIT
                   ;0026H INTP6
   DW
       IINIT
                   ;0028H INTRTCI
       IINIT
                   ;002AH INTTM51
   DW
       IINIT
                   ;002CH INTKR
   DM
       IINIT
                   ;002EH INTRTC
   DW
   DW
       IINIT
                   ;0030H INTP7
                   ;0032H INTP8
   DW
       IINIT
       IINIT
                   ;0034H INTIICA0
   DW
   DW
       IINIT
                   ;0036H INTCSI11
       IINIT
                   ;0038H INTP9
   DW
                   ;003AH INTP10
   DW
       IINIT
                   ;003CH INTP11
   DW
       IINIT
   DW
       IINIT
                   ;003EH BRK
 Define the ROM data table
 XTBL CSEG AT
           0200H
TADCADJ: DW
           0005H
                   ; A/D conversion result correction value -5
                   ; *For handling the effects of the input offset voltage
of operational amplifier 0
 Define the RAM data table
 DRAM DSEG SADDRP
RADCBUF: DS 8
                  ; Area in which to save the A/D conversion results
RADCAVR: DS
           2
                   ; Average A/D conversion result
RADCADJ: DS
           2
                   ; Corrected A/D conversion result
 Define the memory stack area
 DSTK DSEG
       IHRAM
 STACKEND:
       DS
           20H
               ; Memory stack area = 32 bytes
STACKTOP:
                   ; Start address of the memory stack area
```

```
Servicing interrupts by using unnecessary interrupt sources
CSEG UNIT
IINIT:
   If an unnecessary interrupt occurred, the processing branches to this line.
   The processing then returns to the initial original processing because no
processing is performed here.
   RETI
 Initialization after RESET
 RESET_START:
 ;-----
   Disable interrupts
 ;-----
   DΤ
                 ; Disable interrupts
 ;-----
   Set up the register bank
 :-----
   SEL
      RB0
                 ; Set up the register bank
 :-----
   Specify the ROM and RAM sizes
 ;-----
   Note that the values to specify vary depending on the model.
   Enable the settings for the model to use. (The uPD78F0588 is the default model.)
 ;------
   ; Setting when using uPD78F0586
   ;MOV IMS, #042H
              ; Specify the ROM and RAM sizes
   ; Setting when using uPD78F0587
              ; Specify the ROM and RAM sizes
   ;MOV IMS, #004H
   ; Setting when using uPD78F0588
   MOV IMS, #0C8H
                ; Specify the ROM and RAM sizes
 ;------
   Initialize the stack pointer
 ;-----
   MOVW SP, #STACKTOP ; Initialize the stack pointer
```

```
;------
  Initialize port 0
;-----
          #0000000B
                 ; Set the P00 to P02 output latches to low level
  VOM
      Р0,
  VOM
     PMO, #11111000B; Specify P00 to P02 as output ports
                  ; P00 to P02: Unused
;------
  Initialize port 1
;-----
      ADPC1, #00000111B ; Specify P10 to P12 as digital I/O ports
  MOV
      P1, #0000000B ; Set the P10 to P17 output latches to low level
      PM1, #0000000B ; Specify P10 to P17 as output ports
  VOM
                  ; P10 to P17: Unused
:-----
  Initialize port 2
;-----
      ADPCO, #11111000B ; Specify P20 to P22 as analog input pins
  MOV
                  ; Specify P23 to P27 as digital I/O pins
  VOM
      P2,
          #0000000B
                 ; Set the P20 to P27 output latches to low level
  MOV
      PM2, #00000111B
                  ; Specify P20 to P22 as input ports
                  ; Specify P23 to P27 as output ports
                  ; P20: Use as AMP0-
                  ; P21: Use as AMPOOUT
                  ; P22: Use as AMP0+
                  ; P23 to P27: Unused
;------
  Initialize port 3
;-----
  VOM
      P3,
          \#00000000B ; Set the P30 to P33 output latches to low level
          #11110000B ; Specify P30 to P33 as output ports
  VOM
      PM3,
                  ; P30 to P33: Unused
;-----
  Initialize port 4
:-----
  VOM
      P4,
          #00000000B ; Set the P40 to P42 output latches to low level
  VOM
      PM4, #11111000B; Specify P40 to P42 as output ports
                  ; P40 to P42: Unused
Initialize port 6
;-----
         #00000000B ; Set the P60 to P63 output latches to low level
  VOM
      P6.
  VOM
      PM6, #11110000B
                  ; Specify P60 to P63 as output ports
```

```
; P60 to P63: Unused
 ;-----
    Initialize port 7
 ;------
    MOV
        P7.
            #00000000B ; Set the P70 to P75 output latches to low level
    MOV
        PM7, #11000000B ; Specify P70 to P75 as output ports
                     ; P70 to P75: Unused
 :-----
    Initialize port 12
 ;-----
        P12, #00000000B ; Set the P120 output latch to low level
    VOM
        PM12, #11111110B ; Specify P120 as an output port
    VOM
                     ; P120 to P125: Unused
 :-----
   Low-voltage detection
 :-----
    The low-voltage detector is used to check whether VDD is 2.7 V or more.
 ;-----
    ; Set up the low-voltage detector
    SET1 LVIMK
                     ; Disable the INTLVI interrupt
    CLR1 LVISEL
                    ; Specify VDD as the detection voltage
    VOM
       LVIS, #00001001B ; Set the low-voltage detection level (VLVI) to 2.84
±0.1 V
    CLR1 LVIMD
                    ; Specify that an interrupt signal is generated when a
low voltage is detected
    SET1
       LVION
                     ; Enable low-voltage detection
    ; Make the system wait until the low-voltage detector stabilizes (10 us or more)
                    ; Specify the number of counts
 HINI100:
    NOP
    DBNZ B,
            $HINI100
                   ; Has the wait period ended? No,
    ; Make the system wait until VLVI is less than or equal to VDD
 HINI110:
    NOP
    ВТ
        LVIF, $HINI110 ; VDD < VLVI? Yes,
    CLR1
       LVION
                     ; Stop the low-voltage detector
 ;------
    Specify the clock frequency
 ;-----
    Specify the clock frequency so that the device can run on the internal high-speed
oscillation clock.
 ;-----
```

```
OSCCTL, #00000000B ; Clock operation mode
      VOM
                    || \cdot || + || + - - - - Be sure to clear this bit to 0
                    |||| ++---- RSWOSC/AMPHXT
                                 [XT1 oscillator oscillation mode selection]
                    IIIII
                                  00: Low power consumption oscillation
                    01: Normal oscillation
                                  1x: Ultra-low power consumption oscillation
                    ||++---- EXCLKS/OSCSELS
                                 [Subsystem clock pin operation setting]
                                 (P123/XT1, P124/XT2/EXCLKS)
                                  Specify the use of the pin as an I/O port pin by
specifying 000 by also using XTSTART
                    ++---- EXCLK/OSCSEL
                                 [High-speed system clock pin operation setting]
                                 (P121/X1, P122/X2/EXCLK)
                                  00: Input port
                                  01: X1 oscillation mode
                                  10: Input port
                                  11: External clock input mode
                   #0000000B
                             ; Select the CPU clock (fCPU)
      VOM
            PCC,
                    [CPU clock (fCPU) selection]
                                  0000:fXP
                                  0001:fXP/2
                                  0010:fXP/2^2
                                  0011:fXP/2^3
                                  0100:fXP/2<sup>4</sup>
                                  1000:fSUB/2
                                  1001:fSUB/2
                    1010:fSUB/2
                    1011:fSUB/2
                                  1100:fSUB/2
                                  (Other than the above: Setting prohibited)
                    ||| +----- Be sure to clear this bit to 0
                    ||+---- CLS
                                 [CPU clock status]
                    |+---- XTSTART
                                 [Subsystem clock pin operation setting]
                                  Specify the use of the pin by also using EXCLKS and
OSCSELS
                      ----- Be sure to clear this bit to 0
 ;
      VOM
            RCM,
                   #0000010B
                               ; Select the operating mode of the internal oscillator
                    |||||RSTOP
 ;
                                [Internal high-speed oscillator oscillating/stopped]
                                  0: Internal high-speed oscillator oscillating
                    1: Internal high-speed oscillator stopped
```

```
||||||+---- LSRSTOP
                  [Internal low-speed oscillator oscillating/stopped]
                  0: Internal low-speed oscillator oscillating
                                1: Internal low-speed oscillator stopped
                  |+++++---- Be sure to clear this bit to 0
                  +---- RSTS
                               [Status of internal high-speed oscillator]
                             ; Select the operating mode of the high-speed system
     VOM
           MOC,
                 #10000000B
clock
                  |++++++ be sure to clear this bit to 0
 ;
                  +---- MSTOP
                               [Control of high-speed system clock operation]
                                0: X1 oscillator operating/external clock from
                                  EXCLK pin is enabled
                                1: X1 oscillator stopped/external clock from
                                  EXCLK pin is disabled
                 #0000000B
     MOV
           MCM,
                             ; Select the clock to supply
                  [Clock supplied to main system and
                                peripheral hardwarel
                                00: Main system clock (fXP)
                  = internal high-speed oscillation clock (fIH)
                                   Peripheral hardware clock (fPRS)
                  = internal high-speed oscillation clock (fIH)
                                01: Main system clock (fXP)
                                    = internal high-speed oscillation clock (fIH)
                  Peripheral hardware clock (fPRS)
                                    = internal high-speed oscillation clock (fIH)
                  10: Main system clock (fXP)
                  = internal high-speed oscillation clock (fIH)
                  Peripheral hardware clock (fPRS)
                                    = high-speed system clock (fIH)
                  11: Main system clock (fXP)
                  = high-speed system clock (fIH)
                  Peripheral hardware clock (fPRS)
                                    = high-speed system clock (fIH)
                  |||| +---- MCS
                  [Main system clock status]
                  +++++---- Be sure to clear this bit to 0
     MOV
           PERO, #0000000B ; Control the real-time counter control clock
                  |++++++ bit to 0
                  +---- RTCEN:
                               [Real-time counter control clock]
                                0: Stop supply of control clock
                                1: Supply control clock
```

```
Disable peripheral hardware not to be used
;-----
   ; 16-bit timer/event counter 00
   MOV
         TMC00, #0000000B ; Disable the counter
   ; 8-bit timer/event counters 50 and 51
         TMC50, #00000000B ; Disable timer 50
   MOV
   VOM
         TMC51, #00000000B ; Disable timer 51
   ; 8-bit timers HO and H1
         TMHMD0,
                    #0000000B
   VOM
                               ; Stop timer H0
                    #0000000B
                               ; Stop timer H1
   VOM
         TMHMD1,
   ; Real-time counter
         RTCC0, #00000000B ; Stop the counter
   MOV
   ; Clock output controller
              #00000000B
   VOM
         CKS,
                          ; Stop the clock frequency divider
   ; Operational amplifier
   VOM
         AMP1M, #00000000B
                          ; Stop operational amplifier 1
   ; Serial interface UART6
         ASIM6, #0000001B
   VOM
                          ; Disable the interface
   ; Serial interface IICA
         IICACTL0,#0000000B ; Disable the interface
    ; Serial interfaces CSI10 and CSI11
   MOV
         CSIM10,
                    #0000000B
                               ; Disable CSI10
   MOV
         CSIM11,
                    #00000000B ; Disable CSI11
   ; Interrupts
   WVOM
         MKO,
              #0FFFFH
                          ; Disable all interrupts
   WVOM
        MK1,
              #OFFFFH
   VOM
         EGPCTL0, #00000000B ; Disable the detection of all external interrupts
         EGPCTL1, #00000000B ;
   VOM
   ; Key interrupts
   VOM
         KRM,
              #0000000B
                        ; Disable all key interrupts
Set up operational amplifier 0
;------
         AMP0M, #10000000B
                         ; Operational amplifier O control register
   VOM
                ||||||++---- AMP0VG1/0
```

```
[PGA mode of operational amplifier 0 gain selection]
 ;
               00: x4
                          01: x8
               10: x16
               11: x32
               ||++++---- Be sure to clear this bit to 0
               ++---- OPAMPOE/PGAEN
                         [Operational amplifier 0 operation control]
                          00: Stop operational amplifier 0 operation
                          01: Enable operational amplifier 0 (PGA mode only)
operation
                          10: Enable operational amplifier 0 (single-amplifier
 ;
                             mode only) operation
 ;
                          11: Enable operational amplifier 0 (simultaneous
                             operation in the PGA and single-amplifier modes)
operation
 ;-----
    Set up the A/D converter
 ;-----
    VOM
         ADMO, #00000000B ; Specify the standard mode as the operating mode and
264/fPRS as the conversion time
    MOV
         ADS,
             #00000001B ; Specify ANI1 (AMP00UT) as the analog input channel
    CLR1
        ADIF
                       ; Clear the INTAD interrupt request
    CLR1
        ADMK
                        ; Enable the INTAD interrupt
    BR
         MMAIN_LOOP
                       ; Go to the main loop
 Main loop
 MMAIN_LOOP:
     ; Read the corrected A/D conversion results
             !TADCADJ
    WVOM
         AX,
                       ; Read the corrected values
    WVOM
         RADCADJ, AX
                       ; Store the corrected values in RAM
 LMAIN010:
    A/D conversion
 ;------
    SET1
        ADCE
                        ; Start the A/D voltage comparator
    MVVOM
        DE,
                      ; Specify the address of the area in which to save the
              #RADCBUF
A/D conversion results
```

```
MOV
            В,
                  #4
                               ; Specify the number of A/D conversions
      WVOM
            HL,
                  #RADCADJ
                               ; Specify the address of the corrected A/D conversion
results
 LMAIN100:
      CLR1
                               ; Clear the INTAD interrupt request
            ADIF
      SET1
            ADCS
                               ; Start A/D conversion
      ; Make the system wait until A/D conversion ends
      HALT
                               ; Enter the HALT mode (Exit the HALT mode by generating
an INTAD interrupt)
                               ; Read the A/D conversion results
      WVOM
            AX,
                  ADCR
      CLR1
            ADCS
                               ; Stop A/D conversion
      ; Save and correct the A/D conversion results (to handle the effects of the input
offset voltage of operational amplifier 0)
      XCH
            Α,
                  X
                               ; Exchange the higher and lower bytes
      SUB
            Α,
                  [HL]
                               ; Correct the lower byte
      VOM
            [DE], A
                               ; Save the lower byte
      XCH
            Α,
                  X
                               ; Exchange the higher and lower bytes
      INCW
            DE
                               ; Go to the higher save area
      SUBC
            Α,
                  [HL+1]
                              ; Correct the higher byte
      VOM
            [DE], A
                               ; Save the higher byte
      INCW
                               ; Go to the next save area
            DE
      DBNZ
                  $LMAIN100
                              ; Have the specified number of A/D conversions been
completed? No,
      CL<sub>R</sub>1
            ADCE
                               ; Stop the A/D voltage comparator
 :-----
      Average-value calculation of A/D conversion results
 ;-----
      WVOM
           HL.
                  #RADCBUF
                             ; Specify the address of the area in which to save the
A/D conversion results
      VOM
            В,
                              ; Specify the number of A/D conversions used to
calculate the average
      MVVOM
            AX,
                  #0000H
                               ; Clear the AX register
 LMAIN400:
      XCH
            Α,
                  Χ
                               ; Exchange the higher and lower bytes
      ADD
                  [HL]
                               ; Add the lower byte
            Α,
      XCH
            Α,
                  Χ
                               ; Exchange the higher and lower bytes
      INCW
                               ; Go to the higher save area
      ADDC
            Α.
                  [HL]
                               ; Add the higher byte (including the carry of the lower
byte)
      INCW
            _{\rm HL}
                               ; Go to the next data
      DBNZ
            В,
                  $LMAIN400
                               ; Has the total value been calculated? No,
      MOV
            С,
                  #4
                               ; Specify the divisor
```

# APPENDIX A PROGRAM LIST

DIVUW C ; Calculate the average value (AX  $\leftarrow$  (AX/C))

MOVW RADCAVR, AX ; Save the average value

BR LMAIN010 ; Go to the next A/D conversion

end

## main.c (C language version)

<<Overview>>

This sample program presents an example of using the operational amplifier. A non-inverting amplifier is set up by using operational amplifier 0 in the single-amplifier mode, the amplified analog voltage is A/D converted using the A/D converter, and then the conversion results and the average of four conversion results are saved in the RAM area.

<Primary initial settings>

(Option byte settings)

- Allowing the internal low-speed oscillator to be programmed to stop
- Disabling the watchdog timer
- Setting the internal high-speed oscillation clock frequency to 8 MHz
- Disabling LVI from being started by default

(Settings during initialization immediately after a reset ends)

- Specifying the ROM and RAM sizes
- Setting up I/O ports
- Checking whether VDD is 2.7 V or more by using the low-voltage detector
- Specifying that the CPU clock and peripheral hardware clock run on the internal high-speed oscillation clock (8 MHz)
- Stopping the internal low-speed oscillator
- Disabling peripheral hardware not to be used
- Specifying single-amplifier mode for operational amplifier 0
- Setting up the A/D converter
- $\rightarrow$  Specifying the standard mode as the operating mode and 264/fPRS (about 33 us) as the conversion time
  - $_{\rightarrow}$  Specifying ANI1 as the analog input channel
  - $\rightarrow$  Enabling the INTAD interrupt for exiting the HALT mode during A/D conversion

<Area in which to save the A/D conversion results>

```
Data Type
                        | Variable Name
|-----|
A/D conversion result (1st time)
                        | ushAdcBuffer[0]
A/D conversion result (2nd time) | ushAdcBuffer[1]
A/D conversion result (3rd time) | ushAdcBuffer[2]
A/D conversion result (4th time)
                        ushAdcBuffer[3]
A/D conversion result (average)
                       ushAdcAverage
+-----
<I/O port settings>
 Input: P20 to P22
 * Set all unused ports that can be specified as output ports as output ports.
*************************
Preprocessing directive (#pragma)
_____*/
               /* SFR names can be described at the C source level */
#pragma SFR
               /* DI instructions can be described at the C source level */
#pragma DI
               /* EI instructions can be described at the C source level */
#pragma EI
#pragma NOP
               /* NOP instructions can be described at the C source level */
#pragma HALT
               /* HALT instructions can be described at the C source level */
/**********************************
Initialization after RESET
*******************************
void hdwinit( void )
unsigned char ucCounter; /* Count variable */
/*-----
 Disable interrupts
_____*/
             /* Disable interrupts */
DI();
/*-----
 Specify the ROM and RAM sizes
 Note that the values to specify vary depending on the model.
```

```
Enable the settings for the model to use. (The uPD78F0588 is the default model.)
-----*/
 /* Setting when using uPD78F0586 */
                  /* Specify the ROM and RAM sizes */
 /*IMS = 0x42;*/
 /* Setting when using uPD78F0587 */
 /*IMS = 0x04;*/
                  /* Specify the ROM and RAM sizes */
 /* Setting when using uPD78F0588 */
 IMS = 0xC8;
                   /* Specify the ROM and RAM sizes */
/*-----
 Initialize port 0
            _____*/
     = 0b00000000; /* Set the P00 to P02 output latches to low level */
     = 0b11111000; /* Specify P00 to P02 as output ports */
              /* P00 to P02: Unused */
/*-----
 Initialize port 1
_____*/
 ADPC1 = 0b00000111; /* Specify P10 to P12 as digital I/O ports */
     = 0b000000000; /* Set the P10 to P17 output latches to low level */
 PM1
     = 0b00000000; /* Specify P10 to P17 as output ports */
              /* P10 to P17: Unused */
/*-----
 Initialize port 2
_____*/
 ADPC0 = 0b11111000; /* Specify P20 to P22 as analog input pins */
              /* Specify P23 to P27 as digital I/O pins */
 P2
     = 0b00000000; /* Set the P20 to P27 output latches to low level */
 PM2
     = 0b00000111; /* Specify P20 to P22 as input ports */
              /* Specify P23 to P27 as output ports */
              /* P20: Use as AMP0- */
              /* P21: Use as AMP00UT */
              /* P22: Use as AMP0+ */
              /* P23 to P27: Unused */
/*-----
 Initialize port 3
_____*/
 Р3
     = 0b000000000; /* Set the P30 to P33 output latches to low level */
 PM3
     = 0b11110000; /* Specify P30 to P33 as output ports */
              /* P30 to P33: Unused */
/*-----
 Initialize port 4
```

```
_____*/
      = 0b00000000; /* Set the P40 to P42 output latches to low level */
      = 0b11111000; /* Specify P40 to P42 as output ports */
  PM4
                /* P40 to P42: Unused */
 /*-----
  Initialize port 6
 -----*/
      = 0b00000000; /* Set the P60 to P63 output latches to low level */
      = 0b11110000; /* Specify P60 to P63 as output ports */
                /* P60 to P63: Unused */
 /*-----
  Initialize port 7
 ----*/
  Ρ7
      = 0b000000000; /* Set the P70 to P75 output latches to low level */
  рм7
      = 0b11000000; /* Specify P70 to P75 as output ports */
                /* P70 to P75: Unused */
 /*-----
  Initialize port 12
 _____*/
      = 0b00000000; /* Set the P120 output latch to low level */
  PM12 = 0b11111110; /* Specify P120 as an output port */
                /* P120 to P125: Unused */
 /*-----
  Low-voltage detection
  The low-voltage detector is used to check whether VDD is 2.7 V or more.
 -----*/
  /* Set up the low-voltage detector */
  LVIMK = 1;
               /* Disable the INTLVI interrupt */
               /* Specify VDD as the detection voltage */
  LVISEL = 0;
  LVIS = 0b00001001; /* Set the low-voltage detection level (VLVI) to 2.84 ±0.1 V */
  LVIMD = 0;
                /* Specify that an interrupt signal is generated when a low
voltage is detected */
  LVION = 1;
                /* Enable low-voltage detection */
  /* Make the system wait until the low-voltage detector stabilizes (10 us or more) */
  for( ucCounter = 0; ucCounter < 2; ucCounter++ ){</pre>
    NOP();
  }
  /* Make the system wait until VLVI is less than or equal to VDD */
  while(LVIF) {
    NOP();
  }
```

```
LVION = 0;
                 /* Stop the low-voltage detector */
 /*-----
  Specify the clock frequency
 ______
  Specify the clock frequency so that the device can run on the internal high-speed
oscillation clock.
 -----*/
  OSCCTL = 0b00000000; /* Clock operation mode */
  /*
           ||||+||+---- Be sure to clear this bit to 0 */
  /*
           /*
                    [XT1 oscillator oscillation mode selection] */
           /*
           00: Low power consumption oscillation */
  /*
           01: Normal oscillation */
   /*
           1x: Ultra-low power consumption oscillation */
           ||++---- EXCLKS/OSCSELS */
   /*
           [Subsystem clock pin operation setting] */
   /*
           (P123/XT1,P124/XT2/EXCLKS) */
           Specify the use of the pin as an I/O port pin by specifying 000
by also using XTSTART */
  /*
           ++---- EXCLK/OSCSEL */
   /*
                     [High-speed system clock pin operation setting] */
   /*
                     (P121/X1,P122/X2/EXCLK) */
   /*
                     00: Input port */
                     01: X1 oscillation mode */
                     10: Input port */
   /*
                     11: External clock input mode */
  PCC
        = 0b00000000; /* Select the CPU clock (fCPU) */
   /*
           |||+|+++--- CSS/PCC2/PCC1/PCC0 */
   /*
           [CPU clock (fCPU) selection] */
                     0000:fXP */
   /*
           /*
           0001:fXP/2 */
   /*
           0010:fXP/2^2 */
   /*
           0011:fXP/2^3 */
   /*
           0100:fXP/2^4 */
           /*
                     1000:fSUB/2 */
  /*
           1001:fSUB/2 */
           1010:fSUB/2 */
           1011:fSUB/2 */
   /*
           1100:fSUB/2 */
                     (Other than the above: Setting prohibited) */
           ||| +----- Be sure to clear this bit to 0 */
   /*
           ||+---- CLS */
  /*
                    [CPU clock status] */
           |+---- XTSTART */
   /*
                    [Subsystem clock pin operation setting] */
   /*
                     Specify the use of the pin by also using EXCLKS and OSCSELS */
```

```
/*
             +---- Be sure to clear this bit to 0 */
   RCM
         = 0b00000010; /* Select the operating mode of the internal oscillator */
   /*
             |||||||+--- RSTOP */
   /*
             [Internal high-speed oscillator oscillating/stopped] */
   /*
             0: Internal high-speed oscillator oscillating */
   /*
             1: Internal high-speed oscillator stopped */
   /*
             |||||+---- LSRSTOP */
   /*
                       [Internal low-speed oscillator oscillating/stopped] */
   /*
             0: Internal low-speed oscillator oscillating */
   /*
             1: Internal low-speed oscillator stopped */
   /*
             |+++++---- Be sure to clear this bit to 0 */
             +---- RSTS */
   /*
                       [Status of internal high-speed oscillator] */
  MOC
         = 0b10000000; /* Select the operating mode of the high-speed system clock */
   /*
             |++++++--- Be sure to clear this bit to 0 */
   /*
             +---- MSTOP */
                       [Control of high-speed system clock operation] */
   /*
                        0: X1 oscillator operating/external clock from EXCLK pin is
enabled */
   /*
                        1: X1 oscillator stopped/external clock from EXCLK pin is
disabled */
   MCM
         = 0b00000000; /* Select the clock to supply */
   /*
             |||||+|+--- XSEL/MCM0 */
   /*
                          [Clock supplied to main system and peripheral hardware] */
   /*
             00: Main system clock (fXP) */
   /*
             = internal high-speed oscillation clock (fIH) */
   /*
             Peripheral hardware clock (fPRS) */
   /*
             = internal high-speed oscillation clock (fIH) */
   /*
             01: Main system clock (fXP) */
   /*
             = internal high-speed oscillation clock (fIH) */
   /*
             Peripheral hardware clock (fPRS) */
   /*
             = internal high-speed oscillation clock (fIH) */
   /*
             10: Main system clock (fXP) */
   /*
             = internal high-speed oscillation clock (fIH) */
   /*
                               Peripheral hardware clock (fPRS) */
             = high-speed system clock (fIH) */
             /*
             11: Main system clock (fXP) */
   /*
             = high-speed system clock (fIH) */
             Peripheral hardware clock (fPRS) */
   /*
             = high-speed system clock (fIH) */
   /*
             |||| +---- MCS */
   /*
             [Main system clock status] */
             +++++---- Be sure to clear this bit to 0 */
   PER0
         = 0b00000000; /* Control the real-time counter control clock */
```

```
/*
          |++++++--- Be sure to clear this bit to 0 */
 /*
          +---- RTCEN: */
 /*
                     [Real-time counter control clock] */
 /*
                      0: Stop supply of control clock */
 /*
                      1: Supply control clock */
/*-----
 Disable peripheral hardware not to be used
-----*/
 /* 16-bit timer/event counter 00 */
 TMC00 = 0b00000000; /* Disable the counter */
 /* 8-bit timer/event counters 50 and 51 */
 TMC50 = 0b00000000; /* Disable timer 50 */
 TMC51 = 0b00000000; /* Disable timer 51 */
 /* 8-bit timers H0 and H1 */
 TMHMD0 = 0b00000000; /* Stop timer H0 */
 TMHMD1 = 0b00000000; /* Stop timer H1 */
 /* Real-time counter */
 RTCC0 = 0b00000000; /* Stop the counter */
 /* Clock output controller */
       = 0b00000000; /* Stop the clock frequency divider */
 /* Operational amplifier */
 AMP1M = 0b00000000; /* Stop operational amplifier 1 */
 /* Serial interface UART6 */
 ASIM6 = 0b00000001; /* Disable the interface */
 /* Serial interface IICA */
 IICACTL0 = 0b00000000; /* Disable the interface */
 /* Serial interfaces CSI10 and CSI11 */
 CSIM10 = 0b00000000; /* Disable CSI10 */
 CSIM11 = 0b00000000; /* Disable CSI11 */
 /* Interrupts */
 MK0
      = 0xFFFF;
                     /* Disable all interrupts */
       = 0xFFFF;
 MK1
 EGPCTL0 = 0b00000000; /* Disable the detection of all external interrupts */
 EGPCTL1 = 0b00000000;
 /* Key interrupts */
     = 0b00000000; /* Disable all key interrupts */
```

```
/*-----
  Set up operational amplifier 0
 -----*/
  AMPOM = 0b10000000; /* Operational amplifier 0 control register */
  /*
         |||||++--- AMP0VG1/0
                                                         * /
  /*
         [PGA mode of operational amplifier 0 gain selection]
  /*
         00: x4
                                                        * /
  /*
         01: x8
                                                         */
  /*
         10: x16
                                                         * /
         11: x32
         ||++++---- Be sure to clear this bit to 0
  /*
         ++---- OPAMPOE/PGAEN
  /*
                 [Operational amplifier 0 operation control]
  /*
                                                        * /
                 00: Stop operational amplifier 0 operation
                 01: Enable operational amplifier 0 (PGA mode only) operation */
  /*
                 10: Enable operational amplifier 0 (single-amplifier
                                                        */
  /*
                    mode only) operation
                                                        */
  /*
                 11: Enable operational amplifier 0 (simultaneous operation */
  /*
                    in the PGA and single-amplifier modes) operation */
 /*-----
  Set up the A/D converter
 -----*/
  ADMO = 0b00000000; /* Specify the standard mode as the operating mode and 264/fPRS as
the conversion time */
  ADS
       = 0b00000001; /* Specify ANI1 (AMP0OUT) as the analog input channel */
  ADIF = 0;
               /* Clear the INTAD interrupt request */
               /* Enable the INTAD interrupt */
  ADMK = 0;
 }
 Main loop
 ******************************
 void main(void)
  unsigned short ushAdcBuffer[4]; /* A/D conversion results (1st to 4th) */
```

```
unsigned short ushAdcAverage; /* Average A/D conversion result */
  signed short shAdcAdjust;
                            /* Corrected A/D conversion result */
  unsigned char ucCounter; /* Count variable */
  unsigned short ushWork; /* Work variable */
   /* Corrected A/D conversion result (to handle the effects of the input offset voltage
of operational amplifier 0) */
  const signed short aAdcAdjust = (-5); /* Corrected value -5*/
  {\tt shAdcAdjust} = {\tt aAdcAdjust}; /* Read the corrected A/D conversion results */
  while (1) {
 /*-----
  A/D conversion
  -----*/
     ADCE = 1; /* Start the A/D voltage comparator */
     /* Perform the specified number of A/D conversions and save the conversion results
     for (ucCounter = 0; ucCounter < 4; ucCounter++) {</pre>
        ADIF = 0; /* Clear the INTAD interrupt request */
        ADCS = 1; /* Start A/D conversion */
        /* Make the system wait until A/D conversion ends */
        HALT(); /* Enter the HALT mode (Exit the HALT mode by generating an INTAD
interrupt) */
        ushWork = ADCR; /* Read the A/D conversion results */
        ADCS = 0;
                      /* Stop A/D conversion */
        /* Save and correct the A/D conversion results (to handle the effects of the
input offset voltage of operational amplifier 0) */
        ushAdcBuffer[ucCounter] = ( ushWork + shAdcAdjust );
     }
     ADCE = 0; /* Stop the A/D voltage comparator */
 /*-----
  Average-value calculation of A/D conversion results
```

# APPENDIX B USING 78K0/KC2-L 44-PIN PRODUCTS

All 78K0/KC2-L sample programs are intended for 48-pin products. To use a 78K0/KC2-L sample program for a 44-pin product, specify the following settings:

# (1) Initial settings of ports

• Setting up port 0

Change the value of bit 2 of port mode register 0 (PM0) from "0" to "1".

• Setting up port 4

Change the value of bit 2 of port mode register 4 (PM4) from "0" to "1".

• Setting up port 7

Change the values of bits 5 and 4 of port mode register 7 (PM7) from "00" to "11".

# (2) Disabling unused peripheral hardware

Delete the instruction used to set up the clock output selection register (CKS).

# APPENDIX C REVISION HISTORY

Edition	Date Published	Page	Revision
1st edition	September 2009	-	_

# For further information, please contact:

## **NEC Electronics Corporation**

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

#### [America]

## **NEC Electronics America, Inc.**

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

## [Europe]

## **NEC Electronics (Europe) GmbH**

Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

#### **Hanover Office**

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

## **Munich Office**

Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

## Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

## **United Kingdom Branch**

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

# Succursale Française

9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France

Tel: 01-3067-5800

### Sucursal en España

Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

## Tyskland Filial

Täby Centrum
Entrance S (7th floor)
18322 Täby, Sweden
Tel: 08 638 72 00

## Filiale Italiana

Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

### **Branch The Netherlands**

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

### [Asia & Oceania]

## NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

## Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

#### **Shenzhen Branch**

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

## **NEC Electronics Hong Kong Ltd.**

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

## **NEC Electronics Taiwan Ltd.**

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

# **NEC Electronics Singapore Pte. Ltd.**

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

## **NEC Electronics Korea Ltd.**

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706