Application Note

May 01, 2009

AN2027.0

Introduction

CompZL is a powerful, easy-to-use software tool that enables optimization of Proportional - Integral - Derivative (PID) compensation parameters for any of Zilker Labs' Digital-DCTM conversion products for a specific power stage schematic design. Automatic optimization mode predicts the optimal PID settings based on realperformance criteria, and manual optimization mode enables the user to adjust the compensation performance based on actual laboratory measurements using an intuitive process.

This application note will discuss the methodology for obtaining the required PID settings using automatic optimization mode and manual mode and will offer an example scenario for comparison.

User Console

The CompZL tool is based on a simple yet powerful user console (see Figure 1). This console allows the designer to accurately model their power stage schematic and enter desired performance criteria relative to loop compensation as well as to view the predicted results graphically and with specific output data.




Figure 1. CompZL User Console

Power Stage Model Setup

In order to predict the correct compensation settings, the power stage schematic must first be configured to include models of the components used in the converter circuit.

Upon start-up, CompZL will include an example schematic from which the actual schematic model can be derived. This initial schematic includes a pair of synchronous MOSFETs, an output inductor, and an output capacitor. The parasitic resistance element of the inductor and inductive/resistive elements of the capacitors are also included for accuracy.

The value of any component may be modified by either double-clicking on the component (including the input voltage source and load) and entering the desired value in the pop-up window or by clicking once on the component and using the slider bar (S4) to adjust the component value.

The following steps may be followed to configure the power stage schematic:

- 1. Set the input source. Use the slider bar (S4) or double-click the input source to select the appropriate input voltage if different from the default.
- 2. Double-click the upper MOSFET and enter the equivalent R_{DSON} value of the MOSFETs selected for the actual circuit. Repeat for the lower MOSFET.
- 3. Double-click the output inductor and enter the value of the inductance to match the selected component's inductance at the selected load current and switching frequency. Best results are generally achieved using the average of the minimum and nominal inductance values. Double-click the inductor resistive element and adjust the value to match the ESR of the inductor at the selected load current and switching frequency.

- 4. Double-click the output capacitor and adjust its capacitance value to match the value of the actual capacitor selected. Double-click the inductive and resistive elements of the capacitor and enter the appropriate values individually. These values should match the parameters provided by the component supplier at the selected switching frequency, DC Bias and temperature.
- 5. Click the *Add Capacitor* button to add additional capacitors to the model. Enter the desired values into the pop-up window and then click OK.
- 6. Click the *Add External Capacitor* button to add a transmission line model and additional capacitors external to the transmission line. Click OK when done.

System Constraints and Output Results

CompZL will accept several system constraints as the basis for calculation of the PID compensation settings.

- Switching Frequency in Hz (S2)
- Desired phase margin in Degrees (S3)
- Desired gain margin in dB (S3)
- Desired crossover frequency in Hz (S3)

Given these system constraints, the optimization engine will attempt to match the desired phase margin, gain margin, and crossover frequency. The predicted values are displayed individually (A2) and a graphical representation of the closed-loop Bode plot (A3) is created. The corresponding PID compensation values A, B, and C (A4) are also displayed on screen so they can be loaded into the appropriate Digital-DC device.

Additionally, the power stage schematic screen will display text related to the status of the power stage and the status of the PID taps. If any of the input constraints are varied sufficiently to cause a new optimization process, the screen will display the message "Taps are not optimal."

Automatic Optimization Mode

Once the power train schematic model is correctly configured and the input constraints have been entered, clicking the *Optimize* button (A1) will initialize the internal automatic optimization mode. This mode uses an internal optimization routine to produce the best fit of phase margin, gain margin, and crossover frequency for the selected power train and switching frequency. The optimization algorithm adjusts the complex compensation zeroes to produce a phase response that is as flat as possible while achieving the gain required to meet all three conditions.

Once the best fit compensation settings have been calculated, the PID taps will be displayed in green text and the Power Train Schematic screen will reflect optimal tap settings. The PID compensation values (A4) will be presented in red text if they have not yet been optimized; once the optimization routine has been run they will be displayed in green text. The *Actual Crossover* frequency field will also be displayed in green text.

It should be noted that the automatic optimization mode will attempt to optimize the compensator response based on the power stage circuit model entered by the user. Components often change their characteristic behavior as the switching frequency is varied; accordingly, the parasitic characteristics of each device should be modified when the switching frequency is modified. Most component data sheets provide the device characteristics versus frequency. It is also possible to measure the component characteristics using a precision impedance analyzer.

Manual Optimization Mode

The CompZL tool offers several methods of manually adjusting the compensation settings to optimize the circuit response.

Manual Cursor Adjust Mode

If a slightly different response characteristic is desired after using the automatic optimization mode, it is possible to *adjust* the compensator zeros by moving the cursor on the Bode plot manually until the desired response is observed graphically. Clicking the check box (M1) just above the Bode plot enables this mode. Dragging the cursor (M3) enables changes in Q and crossover frequency but does not adjust the gain of the compensator. Gain adjustments can be made by entering a new value in the Gc field (M2).

Manual Parametric Entry Mode

Manual parametric entry mode can be used to tweak the compensator response slightly from the output of automatic optimization mode or to manually adjust the compensator gain, damping, and frequency response based on actual Bode plot measurements of the circuit.

This mode utilizes values entered into the input fields (M2) for Gain (Gc), Q (damping), and natural frequency to modify the compensator response in an intuitive manner such that the user can quickly determine the optimal compensation values to achieve the desired Bode plot response.

Saving Your Work

It is possible to save the circuit configuration and resultant compensation settings to a file for later review. Clicking the *Save* button (A4) will open a new window prompting the user to save the file in .CZL format. Select a name and an appropriate location for this file. The file may also be saved by clicking the File menu (M3) and selecting *Save Project* from the drop-down menu.

Loading Previously Saved Files

Any file that has been saved in the .CZL format can also be loaded into CompZL at a later time by clicking the *Load* button (A4) or by clicking the *File* menu (M3) and selecting *Load Project* from the drop-down menu.

Exporting PID Taps

Once the PID compensation settings have been calculated, they may be saved to a file for loading into the appropriate Digital-DC devices. Click the *File* menu (M4), select *Export PID Taps* from the drop-down menu, and input the desired file name and location for the file. This file is saved in .TXT format and can be loaded into a Digital-DC device using the PowerNavigatorTM Evaluation Software.

Design Example

This section walks the designer through a typical design procedure using CompZL. Refer also to AN2011 (Component Selection Guide), AN2016 (Digital-DC Control Loop Compensation), AN2035 (Compensation of DDC Products) and AN2032 (NLR Configuration of DDC Products).

The following design constraints are given:

• Input Voltage:

$$V_{IN} = 12 V \pm 2 V$$

• Output Voltage:

$$V_{OUT} = 1.5 V \pm 5 \%$$

• Maximum Output Current:

$$I_{Omax} = 30 A$$

• Inductor Ripple Current:

$$\Delta I_L = 30\% \cdot I_{Omax} = 9 A$$

• Switching Frequency:

$$f_{sw} = 300 \text{ kHz}$$

• Output Voltage Ripple:

$$\Delta V_{Ostatic} = \pm 1\% \cdot V_{OUT} = \pm 15 \text{ mV}$$

• Output Voltage Transient Response, pk-pk:

$$\Delta V_{Otran-pp} = \pm 5\% \cdot V_{OUT-nom} = \pm 75 mV$$

 $\Delta I_{Otran} = 50\% - 100\% - 50\% = 15 A$
 $dI_O/dt = 2.5 A/\mu s$

• Target Phase Margin:

$$PM_{min} = 53^{\circ}$$

• Target Gain Margin:

$$GM_{min} = 6 dB$$

• Target Crossover Frequency:

$$f_{xo} = 15kHz$$

• Target Efficiency:

$$\eta \ge 88\% \text{ (a) } 50\% \cdot I_{Omax} \\
\eta \ge 85\%, 15\% \cdot I_{Omax} \le I_O \le I_{Omax}$$

• Ambient and PCB Temperatures:

$$T_{AMB} = 45 \, ^{\circ}C$$

 $T_{PCB} = 65 \, ^{\circ}C$

Controller:

Step 1 – Choose an inductor, considering the effects on inductance of the initial tolerance, DC bias and switching frequency. The maximum current rating of the inductor should also be greater than the maximum output current plus half the ripple current. The minimum desired inductance is given by:

$$L_{\min-des} = \frac{\left(1 - \frac{V_{OUT}}{V_{IN \max}}\right) \cdot V_{OUT}}{\Delta I_L \cdot f_{sw}}$$

$$L_{\min-des} = \frac{\left(1 - \frac{1.5V}{14V}\right) \cdot 1.5V}{9 A \cdot 300 kHz}$$

$$L_{\min-des} = 0.496 \mu H$$

The IHLP5050FDERR68M01 seems a good choice.

• Nominal Inductance:

$$L_{nom} = 0.68 \, \mu H$$

• Inductor Resistance:

$$DCR = 1.4 \text{ m}\Omega$$
,
 $ESR @ 300kHz \approx 14 \text{ m}\Omega$

• Inductor Current Rating:

$$I_{SAT}=60\,A,$$

$$I_{THERM} = 35 A$$

• Initial Tolerance:

$$\delta L_{tol} = 20 \%$$

DC Bias:

$$\delta L_{bias} \approx 10.3 \%$$

• Frequency:

$$\delta L_{freg} \approx 5 \%$$

• Root-Sum-of-Squares of all deviations:

$$\begin{split} \delta & L_{RSS} = \sqrt{\delta L_{tol}^2 + \delta L_{bias}^2 + \delta L_{freq}^2} \\ \delta & L_{RSS} = \sqrt{(20\%)^2 + (10.3\%)^2 + (5\%)^2} \\ \delta & L_{RSS} = 23.05\% \end{split}$$

• Minimum Probable Inductance:

$$L_{\min} = L_{nom} \cdot (1 - \delta L_{RSS})$$

$$L_{\min} = 0.5233 \ \mu H$$

• Maximum Probable Ripple / Peak Currents:

$$\Delta I_{L \max} = \frac{\left(1 - \frac{V_{OUT}}{V_{IN \max}}\right) \cdot V_{OUT}}{L_{\min} \cdot f_{sw}}$$

$$\Delta I_{L \max} = \frac{\left(1 - \frac{1.5V}{14V}\right) \cdot 1.5V}{0.5233 \,\mu\text{H} \cdot 300 \,k\text{Hz}}$$

$$\Delta I_{L \max} = 8.531 \,A$$

$$\frac{1}{2} \Delta I_{L \max} = 4.266 \,A$$

$$I_{Lpeak} = I_{O \max} + \frac{1}{2} \Delta I_{L \max}$$

$$I_{Lpeak} = 30 \,A + 4.266 \,A = 34.266 \,A$$

• Inductance Value for CompZL:

$$L_{calc} = \frac{1}{2} (L_{nom} + L_{min}) = 0.6016 \,\mu H$$

Step 2 – Choose an output capacitor solution that satisfies the Output Voltage Ripple and Transient specs and that has ripple current capacity greater than the worst-case Inductor Ripple Current. Since the Output Voltage Transient Response was specified as peak-to-peak, we first need to subtract the Output Voltage Ripple budget and the controller's regulation error over line, load and temperature to determine our actual budget for the transient response alone.

$$\Delta V_{Otran-max} = \Delta V_{Otran-pp} - \Delta V_{Ostatic} - \varepsilon_{reg}$$

$$\Delta V_{Otran-max} = 5\% - 1\% - 1\% = 3\%$$

AN2011 outlines a method for selecting output capacitors when a single type of output capacitance is used. However, in this example, the designer chooses to absorb some of the inductor ripple current with ceramic capacitors and provide additional bulk capacitance using Aluminum Conductive Polymer technology. The designer selects a 47 μ F ceramic capacitor in a 1206 package and a 6.3 V, 820 μ F Al-Poly capacitor in a 10.3 mm x 10.3 mm x 12.2 mm SMT can package. From electrical characteristics data obtained from the ceramic capacitor supplier, the designer learns the following parameters and deratings:

- Equivalent Series Resistance @ 300 kHz, 85 °C, 1.5 V_{DC} : $ESR_{cer} \approx 1.56 \ m\Omega$
- Equivalent Series Inductance: $ESL_{cer} \approx 1.13 \text{ nH}$
- Ripple Current Rating for 20 °C rise: $I_{ac\text{-}cer} \approx 3.2 \text{ A}$
- Initial Tolerance:

$$\delta C_{tol-cer} = 20 \%$$

• DC Bias of 1.5 V:

$$\delta C_{bias-cer} \approx 10 \%$$

- AC Voltage of 30 mV:
 - $\delta C_{ac\text{-}cer} \approx 15\%$
- Temperature of 65 °C: $\delta C_{temp-cer} \approx 20 \%$

• Root-Sum-of-Squares of all deviations:

$$\mathcal{SC}_{cer} = \sqrt{\mathcal{SC}_{tol-cer}^{2} + \mathcal{SC}_{bias-cer}^{2} + \mathcal{SC}_{ac-cer}^{2} + \mathcal{SC}_{temp-cer}^{2}}$$

$$\mathcal{SC}_{cer} = \sqrt{(20\%)^{2} + (10\%)^{2} + (15\%)^{2} + (20\%)^{2}}$$

$$\mathcal{SC}_{cer} = 33.54\%$$

• Minimum Probable Ceramic Capacitance:

$$C_{\min-cer} = C_{nom-cer} \cdot (1 - \delta C_{cer})$$
$$C_{\min-cer} = 31.24 \,\mu F$$

From electrical characteristics data obtained from the Al-Poly capacitor supplier, the designer learns the following parameters and de-ratings:

• Equivalent Series Resistance at 300 kHz:

$$ESR_{Al-Poly} \approx 10 \ m\Omega$$

• Equivalent Series Inductance at 300 kHz:

$$ESL_{Al-Polv} \approx 5 \ nH$$

• Ripple Current Rating for 20 °C rise:

$$I_{ac\text{-}Al\text{-}Poly} \approx 5.5 \text{ A}$$

• Initial Tolerance:

$$\delta C_{tol\text{-}Al\text{-}Poly} = 20 \%$$

• Temperature of $65 \, ^{\circ}C$:

$$\delta C_{temp-Al-Poly} \approx 15 \%$$

• Root-Sum-of-Squares of all deviations:

$$\begin{split} &\delta C_{Al-Poly} = \sqrt{\delta C_{tol-Al-Poly}^{2} + \delta C_{temp-Al-Poly}^{2}} \\ &\delta C_{Al-Poly} = \sqrt{(20\%)^{2} + (15\%)^{2}} \\ &\delta C_{Al-Poly} = 25.00\% \end{split}$$

• Minimum Probable Al-Poly Capacitance:

$$C_{\min-Al-Poly} = C_{nom-Al-Poly} \cdot (1 - \delta C_{Al-Poly})$$

$$C_{\min-Al-Poly} = 615 \,\mu F$$

For multiple-type output capacitors, the simplest and most accurate way to determine how many of each type of capacitor to use is by simulation. From simulation results, the designer determines to use four ceramics and four Al-Polys to meet ripple and transient specs. This equates to the following:

Effective Ceramic Capacitance

$$C_{eff\text{-}min\text{-}cer} = 124.96 \,\mu F$$

 $ESR_{eff\text{-}cer} \approx 0.39 \,m\Omega$
 $ESL_{eff\text{-}cer} \approx 0.2825 \,nH$

• Effective Al-Poly Capacitance

$$C_{eff\text{-}min\text{-}Al\text{-}Poly} = 2460 \ \mu F$$

 $ESR_{eff\text{-}Al\text{-}Poly} \approx 2.5 \ m\Omega$
 $ESL_{eff\text{-}Al\text{-}Poly} \approx 1.25 \ nH$

Step 3 – Select MOSFETs that satisfy efficiency, cost and availability requirements. In this example, the designer selects the Infineon BSC030N03LS (x1 high-side) and BSC016N03LS (x2 low-side).

```
Typical Drain-Source On-State Resistance,
BSC030N03LS: 3.8 m\Omega @ V_{GS} = 4.5V
BSC016N03LS: 1.8 m\Omega @ V_{GS} = 4.5V
```

Predicted efficiency is shown in Figure 2.




Figure 2. Predicted Efficiency

Step 4 – Enter Component Parameters and Design Constraints into CompZL. It is very important that these entries accurately reflect actual component values under target bias conditions to achieve good correlation between predicted and measured results.

```
Vin = 12V
R_{DSon-HS} = 3.8 \, m\Omega
R_{DSon-LS} = 1.8 \text{ m}\Omega/2 = 0.9 \text{ m}\Omega
L_{calc} = 0.6016 \, \mu H
R_L = 14 \, m\Omega
Capacitor Type 1:
            C_1 = 31.24 \,\mu F
            ESR_{Cl} = 1.56 \, m\Omega
            ESL_{CI} = 1.13 \, nH
            Qty_{CI} = 4
Capacitor Type 2:
            C_2 = 615 \, \mu F
            ESR_{C2} = 10 \, m\Omega
            ESL_{C2} = 5 nH
            Qty_{C2} = 4
Vout = 1.5 V
```

- $Iout = \frac{1}{2}\Delta I_{Lmax} = 4.266 A$
- $f_{sw} = 300 \text{ kHz}$
- $PM_{min} = 53^{\circ}$
- $GM_{min} = 6 dB$

Step 5 – Compare Compensation Options and make your selection.

Figure 3 and Figure 4 show results of CompZL's optimizer using both the under-damped and over-damped switch settings. These have the advantage of extra gain in the mid-band while still meeting phase margin requirements. The results of Figure 3 yield complex zeroes that more perfectly cancel the complex poles of the output filter itself, but the real zeroes of Figure 4 result in more mid-band gain which may in practice yield better transient response.

In Figure 5 and Figure 6, the compensator zeroes have been manually adjusted to yield a straight-line magnitude response and flat phase response below crossover at load currents of one-half the inductor ripple current and I_{max} , respectively, with a significant increase in phase margin and a slight reduction in gain margin (relative to Figure 3 and Figure 4). These results might be used in an adaptive compensation scenario.

Figure 7 uses the natural frequency of Figure 3 with a lower Q and compensator gain to yield even more mid-band loop gain without sacrificing bandwidth. This approach generally yields very good transient response across the entire load range.

The Next Step – Compensation Verification and Optimization. CompZL uses a simplified model and relies on accurate component parameters provided by the designer to make predictions of system performance. The actual circuit will have higher-order effects, parasitic impedances and complex component behaviors that will cause differences between predicted and measured results that increase with switching frequency. Therefore, CompZL should be used

for preliminary selection of compensation settings and the designer should next verify and optimize the compensation according to the procedure outlined in AN2035 (Compensation of DDC Products). Finally, the designer should follow the procedure outlined in AN2032 (NLR Configuration of DDC Products) to select NLR settings, if NLR is required for the application.




Figure 3. CompZL Under-Damped Optimizer Results




Figure 4. CompZL Over-Damped Optimizer Results




Figure 5. CompZL Manual Results, Straight-Line Magnitude, Flat Phase, ½ΔI_{Lmax}




Figure 6. CompZL Manual Results, Straight-Line Magnitude, Flat Phase, I_{max}

Application Note 2027




Figure 7. CompZL Manual Results, with Mid-Band Gain Boost

References

- [1] AN2011 Component Selection Guide, Zilker Labs, 2007.
- [2] AN2016 Digital-DC Control Loop Compensation, Zilker Labs, 2007.
- [3] AN2032 *NLR Configuration of DDC Products*, Zilker Labs, 2008.
- [4] AN2035 Compensation of DDC Products, Zilker Labs, 2008.

Revision History

Date	Rev.#	
June 2007	0.6	Initial Release
March 2008	1.0	Added Design Example
May 2009	AN2027.0	Assigned file number AN2027 to app note as this will be the first release with an Intersil file number. Replaced header and footer with Intersil header and footer. Updated disclaimer information to read "Intersil and it's subsidiaries including Zilker Labs, Inc." No changes to datasheet content.



Zilker Labs, Inc.
4301 Westbank Drive
Building A-100
Austin, TX 78746

Tel: 512-382-8300

Fax: 512-382-8329

www.zilkerlabs.com

© 2008, Zilker Labs, Inc. All rights reserved. Zilker Labs, Digital-DC, and the Zilker Labs Logo are trademarks of Zilker Labs, Inc. All other products or brand names mentioned herein are trademarks of their respective holders.

Specifications are subject to change without notice. Please see www.zilkerlabs.com for updated information. This product is not intended for use in connection with any high-risk activity, including without limitation, air travel, life critical medical operations, nuclear facilities or equipment, or the like.

The reference designs contained in this document are for reference and example purposes only. THE REFERENCE DESIGNS ARE PROVIDED "AS IS" AND "WITH ALL FAULTS" AND INTERSIL AND IT'S SUBSIDIARIES INCLUDING ZILKER LABS, INC. DISCLAIMS ALL WARRANTIES, WHETHER EXPRESS OR IMPLIED. ZILKER LABS SHALL NOT BE LIABLE FOR ANY DAMAGES, WHETHER DIRECT, INDIRECT, CONSEQUENTIAL (INCLUDING LOSS OF PROFITS), OR OTHERWISE, RESULTING FROM THE REFERENCE DESIGNS OR ANY USE THEREOF. Any use of such reference designs is at your own risk and you agree to indemnify Intersil and it's subsidiaries including Zilker Labs, Inc. for any damages resulting from such use.