

RENESAS

Zilker Labs System Design Checklist

AN2037 Rev. 0.00 May 01, 2009

Introduction

Digital-DC[™] power design allows for optimal configuration, parametric monitoring and increased efficiency while reducing the number of power supply components. Zilker Labs DC-DC conversion/management devices bring Digital-DC technology to a wide range of power supply design needs. System requirements and implementation considerations must be analyzed to maximize the performance of a DC-DC conversion. The PCB design also should be scrutinized to optimize performance. With the benefits of Digital-DC technology, the configuration of the conversion device can further optimize the design. Use this document as a check list during design and bring-up. This document is useful as a guide at the beginning of a design as well as a review/verification list at the end of a design process.

System level considerations

System Requirements

- Rail identification and number assignment (Rail DDC ID)
- Design optimization goals
 - Efficiency, PCB area, transient response, cost, or some combination? (optimizing for one component may force design tradeoffs in other areas)
- Input Voltage
 - Specify Vin nominal, min and max (UV and OV levels)
 - Designs accommodating a wide input range may compromise peak performance at any specific input voltage.
 - o Current limitations on Vin (lin)
- Output Voltage
 - Specify nominal output voltage, margin range and UV/OV levels.
 - Total output tolerance budget:
 - DC voltage regulation accuracy (output variation based on initial setpoint, line/load regulation, and temperature).
 - Ripple tolerance range. It is recommended to design the circuit for ≤ 1% peak ripple in order to optimize the transient response.
 - Voltage deviation due to load (output current) transients.
 - Inductor DCR current sensing mode is limited to Vout \leq 4.0V.
 - Pre-bias requirements
 - o Different Vin/Vout combinations will force different criteria for power train components.
 - Designs accommodating a wide output voltage range may compromise peak performance at any specific output voltage.
- Output current

0

- Specify maximum output current required
 - Consider average and peak over current fault settings
 - Specify output current transient requirements
 - Amplitude and rate
- o The accuracy of the current sensing element should be considered
 - Inductor DCR or FET RDSon



- Operating temperature range
 - o Ambient, junction, or PCB temp range?
 - o Is there any airflow?
- Switching frequency
 - Zilker Labs devices can operate over a wide range of switching frequencies. The power train circuitry must be designed for a specific frequency range in order to maintain consistent performance results (efficiency, stability, transient response, etc)
 - o External SYNC signal available?
 - Required for current share operation
- □ Tracking required?
 - Does this rail need to track another voltage? (The VTRK pin is used as an analog input; the voltage applied to this pin must be ≤ 5V)
 - Does it need to track at 50% or 100% of the external voltage?
 - o Does it need to track only during ramps, or continuously?
- □ Sequencing required?
 - Is re-configurable sequencing needed?
 - Is it desired that each rail starts its ramp at a specific time following the assertion of the EN pin?
 - All EN pins must be connected together
 - The user must configure a soft start ramp delay and ramp time for each voltage rail.
 - Is event-based sequencing needed? (A given rail must wait for the prior rail to be regulating prior to starting its initial ramp)
 - Each rail must be configured with a specific DDC ID
 - Will an external device be used to drive EN pins and monitor PG pins?
- Current sharing
 - Maximum current per phase
 - Refer to AN2034 for configuration



Schematic Design Considerations

- Use a Zilker Labs example schematic or previous design (refer to EVB data sheet)
- □ For Vin < 4.5V, connect VDD to VR directly
- Device pin-strap: Maximum desired output voltage
- Device pin-strap: SMBus addressing
- SMBus pull-up resistors to logic rail
- SMBus access header
- DDC bus grouping and pull-up to logic rail
 - Common all rails to DDC bus for group coordination
 - o Provide standby logic pull-up with/before applying VDD
- SYNC (switching clock) source and circuit grouping
 - Common SYNC to all devices and drive from local source
- Apply recommended decoupling to regulator pins (e.g. VR and V25)
- Apply external temperature element near current sensing element
 Temperature compensation of current measurements
- Output capacitance to meet ripple requirement
 - Selection and placement
- Output capacitance for transient response
- □ Input capacitance, decoupling for ripple/transient energy
- FET and inductor selection for efficiency and thermal requirements
- H/W enable (EN pin) or PMBus enable?
 o Common EN pin and use SEQUENCE feature
- □ H/W margin (MGN pin) or PMBus margin?
- Use PG indicator pin?
 - Not necessary when using SEQUENCE and PMBus monitoring
- Inductor DCR or FET RDSon current sense?
 - o DCR method more accurate and repeatable
- Sensitive traces
 - VSENSE polarity
 - ISENSE polarity
 - o XTEMP polarity
 - o SGND, DGND and PGND routing
- Consider series component in high-side FET gate drive
- Consider RMS and peak gate drive requirement
- □ Voltage tracking required (VTRK pin)?
- Apply fundamental switching power supply design considerations



PCB Layout Design Considerations

- Zilker Labs example layout or previous design (refer to EVB data sheet)
- Refer to Zilker Labs layout guidelines (AN2010)
 - o Fundamental switching power supply design considerations
 - o Reduce exposure to SW node and gate drive ringing
 - o Correct application of boost circuit components
- Design accurate shape for Zilker Labs devices
 - o Include epad in solder mask
 - o Include epad in solder paste mask
- □ Verify device pin-strap: Maximum desired output voltage
- □ Verify device pin-strap: SMBus addressing
- □ Verify SMBus pull-up resistors to logic rail
- □ Verify SMBus access header
- Current calibration: characterization method and procedure
- □ Verify DDC bus grouping and pull-up to logic rail
 - Common all rails to DDC bus for group coordination
 - Provide standby logic pull-up with/before applying VDD
- Verify SYNC (switching clock) source and circuit grouping
 Common SYNC to all devices and drive from local source
- □ Verify recommended decoupling to regulator pins (e.g. VR and V25)
- Verify output capacitance to meet ripple requirement
 Selection and placement
- □ Verify output capacitance for transient response
- □ Verify input capacitance, decoupling for ripple/transient energy
- □ Verify FET and inductor selection for efficiency and thermal performance
- □ Verify enable can be held low until configuration at production

Sensitive traces

- o VSENSE, routing and polarity
- ISENSE, routing and polarity
- XTEMP, routing and polarity
- □ Verify FET gate drive routing

□ Verify Thermal design



PMBus Configuration	File Consi	iderations ((PowerPlan)	

- Follow the recommended configuration file method as described in:
 - AN2031 Writing Configuration Files
- Apply sequence and enable delay/ramp time settings
- Consider fault response settings (shutdown or retry)
- Consider VOUT_COMMAND setting
- Enter compensation and NLR settings
- Measure and enter current calibration values
 O IOUT_CAL_GAIN, IOUT_CAL_OFFSET, MFR_CONFIG, TEMPCO_CONFIG
- Enter external temperature measurement settings
 o MFR CONFIG, TEMPCO CONFIG
- Add the MFR_xxxx commands to provide descriptive information
 - o Information will be in the file and in each configured device
- □ Is MFR_SERIAL present, and configuration will be converted to ZLHLD format?
 - Ensure that MFR_SERIAL is the fifth command line in the configuration file (see AN2036 for more details)
- Consider the enable method, hardware or PMBus?
 - o Broadcast Enable required? (PMBus enable only)
- Using Command Protection via PRIVATE_PASSWORD in Default Store?
 - o Refer to recommended file structure in AN2031
 - o Is desired Private Password EXACTLY 9 characters in length?
 - Does UNPROTECT string protect commands STORE_DEFAULT_ALL and RESTORE_FACTORY, in addition to commands desired to be protected?
- Using Command Protection via PRIVATE_PASSWORD in User Store?
 - o Refer to recommended file structure in AN2031
 - o Is desired Private Password EXACTLY 9 characters in length?
 - Does UNPROTECT string protect commands STORE_DEFAULT_ALL, RESTORE_FACTORY, STORE_USER_ALL, and RESTORE_DEFAULT_ALL, in addition to commands desired to be protected?
- Using Command Protection via PUBLIC_PASSWORD in User Store?
 - o Refer to recommended file structure in AN2031
 - o Is desired Public Password EXACTLY 4 characters in length?
- Comment well for future reference



Design Bring-up Considerations

- Enables pulled low on power up
- Devices configured before enabled
- Optimize compensation for stability/transient performance
- \Box Verify SW and BST pins remain within operating specifications
 - o relative and absolute potential

References

[1] AN2013 – ZL2005 and PMBusTM, Zilker Labs, Inc., 2006.

Revision History

Date	Rev. #	
August 2008	1.0	Initial Release
Aug 2008	1.1	Added PASSWORD and serial number considerations under config file section.
May 2009	1.2	Assigned file number AN2037 to app note as this will be the first release with an Intersil file number. Replaced header and footer with Intersil header and footer. Updated disclaimer information to read "Intersil and it's subsidiaries including Zilker Labs, Inc." No changes to datasheet content.



Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for velucting the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information. Renesas Electronics America Inc. Murphy Ranch Road, Milpitas, CA 95035, U.S.A. +1-408-432-8888, Fax: +1-408-434-5351 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 **Renesas Electronics Europe GmbH** Arcadiastrasse 10, 40472 Düsseldorf, Germar Tel: +49-211-6503-0, Fax: +49-211-6503-132 Renesas Electronics (China) Co., Ltd. Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL 2nd Si No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea Tel: +82-2-558-3737, Fax: +82-2-558-5338