Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8/300H Tiny Series

Buffer Operation of Input Capture Function

Introduction

The buffer operation of timer W's input capture function is used to measure the high-level width and low-level width of a pulse.

Target Device

H8/3664

Contents

1.	Specifications	2
2.	Description of Functions	3
3.	Description of Operation	5
4.	Description of Software	6
5.	Flowchart	9
6.	Program Listing	11



1. Specifications

- 1. The buffer function of timer W's input capture function is used to measure the high-level width and low-level width of the pulses input to the input capture A pin (FTIOA).
- 2. The timer counter (TCNT) measures the time from the rising edge to falling edge of the pulse to measure the high-level width of the pulse.
- 3. The timer counter (TCNT) measures the time from the falling edge to rising edge of the pulse to measure the low-level width of the pulse.
- 4. The maximum width of a pulse that can be measured is 32.768 ms with the accuracy is $\pm 0.5 \,\mu s$.




Figure 1.1 Measurement of Input Pulse Width



2. Description of Functions

- In this sample task, the high-level width and low-level width of the pulse input to the input capture input pin A
 (FTIOA) is measured by using the buffer operation of timer W input capture function.
 Figure 2.1 is a block diagram of the input capture function of timer W. The elements of the block diagram are
 described below.
- The system clock (φ) is a 16-MHz clock that is used as a reference clock for operating the CPU and peripheral functions.
- Prescaler S (PSS) is a 13-bit counter with clock input of φ. PSS is incremented every cycle.
- Timer mode register W (TMRW) controls starting and stopping of the TCNT.
- Timer control register W (TCRW) specifies the TCNT clearing method and a TCNT input clock. In this sample task, input clock is specified as φ/8.
- Timer interrupt enable register W (TIERW) enables or disables various interrupt requests. In this sample task, interrupts generated by the OVF and IMFA flags are enabled and other interrupts are disabled.
- Timer status register W (TSRW) indicates the timer W statuses. In this task example, the overflow flag (OVF) is set to 1 when the TCNT overflows and the input-capture/compare-match flag A (IMFA) is set to 1 when the GRA input capture occurs.
- Timer I/O control register 0 (TIOR0) controls the GRA and GRB. In this sample task, the GRA is used as an input capture register and the TCNT value is transferred to the GRA at the rising and falling edges on the FTIOA pin.
- Timer I/O control register 1 (TIOR1) controls the GRC and GRD. In this sample task, the GRC is used as an input capture register and the TCNT value is transferred to the GRC at the rising and falling edges on the FTIOA pin.
- The timer counter (TCNT) is a 16-bit readable/writable up-counter that is incremented by internal or external clock input. In this sample task, the TCNT is incremented on the rising edge of $\phi/8$.
- General register A (GRA) is a 16-bit readable/writable register. In this sample task, the GRA is used as an input capture register and the TCNT value is transferred to the GRA at the rising and falling edges on the FTIOA pin.
- General register C (GRC) is a 16-bit readable/writable register. In this sample task, the GRC is used as a buffer register for GRA and the GRA value is transferred to the GRC at the rising and falling edges on the FTIOA pin.
- The input-capture/output-compare A pin (FTIOA) is specified as an input capture input pin. The TCNT value is transferred to the GRA at the rising and falling edges on the FTIOA pin.

Input pulse's cycle

- = (TCNT value stored in plhigh or pllow) × (TCNT input clock cycle)
- = (TCNT value stored in plhigh or pllow) \times (1/ (ϕ /PSS))
- = (TCNT value stored in plhigh or pllow) \times (1/ (16 MHz/8))
- = (TCNT value stored in plhigh or pllow) \times 0.5 μ s






Figure 2.1 Timer W Block Diagram

Table 2.1 lists the function allocation for this sample task. The functions listed in this table are allocated so that the high-level and low-level widths of the pulse can be measured.

Table 2.1 Function Allocation

Function	Description
PSS	13-bit counter with system clock input
TMRW	Controls the TCNT start and stop and sets the GRC as the buffer register for GRA.
TCRW	Sets the input clock of TCNT.
TIERW	Enables the TCNT overflow and GRA input capture interrupt requests.
TSRW	Controls the flags for TNCT overflow and GRA input capture.
TIOR0	Specifies the GRA as an input capture register.
TIOR1	Specifies the GRC as an input capture register.
TCNT	16-bit up-counter incremented on the rising edge of φ/8
GRA	Stores the TCNT value on detecting the rising and falling edges on the FTIOA pin.
GRC	Stores the GRA value on detecting the rising and falling edges on the FTIOA pin.
FTIOA pin	Pulse input pin



3. Description of Operation

Figure 3.1 illustrates the operation of this sample task. The hardware and software processing are applied as shown in figure 3.1 to measure the high-level and low-level widths of the input pulse.




Figure 3.1 Description of Operation



4. Description of Software

4.1 Description of Modules

Table 4.1 describes the module used in this sample task.

Table 4.1 Description of Modules

Module Name	Label Name	Function
Main routine main		Specifies the timer W input capture function and buffer operation, starts the counter, and specifies interrupts.
		Performs timer W interrupt processing, clears the OVF and IMFA flags, and stores high-level and low-level widths of the pulse in RAM.

4.2 Description of Arguments

This sample task uses no arguments.

4.3 Description of Internal Registers

The internal registers used in this sample task are described below.

•	TMRW Timer mode register W Address: 0xFF80				
Bit	Bit Name	Setting	Function		
7	CTS	0	Counter start		
			CTS = 0: TCNT counter operation is stopped.		
			CTS = 1: TCNT counter operation has been started.		
4	BUFEA	1	Buffer operation A		
			BUFEA = 0: GRC functions as an input-capture/output-compare register.		
			BUFEA = 1: GRC functions as a buffer register for GRA.		
•	TCRW Timer con	ntrol register W	Address: 0xFF81		
Bit	Bit Name	Setting	Function		
6	CKS2	CKS2 = 0	Clock select 2 to 0		
5	CKS1	CKS1 = 1	CKS2 = 0, CKS1 = 1, CKS0 = 1: TCNT is incremented by $\phi/8$		
4	CKS0	CKS0 = 1			
	THE DAY TO SEE		. W. A.I. 0 FF02		
•		errupt enable regis			
Bit	Bit Name	Setting	Function		
7	OVIE	1	Timer overflow interrupt enable		
			OVIE = 0: Disables interrupt requests generated by the OVF flag of TSRW.		
			OVIE = 1: Enables interrupt requests generated by the OVF flag of TSRW.		
0	IMIEA	1	Output compare interrupt A enable		
			IMIEA = 0: Disables IMFA interrupt requests.		
			IMIEA = 1: Enables IMFA interrupt requests.		



H8/300H Tiny Series Buffer Operation of Input Capture Function

Bit Name		
Dit Haino	Setting	Function
OVF	0	Timer overflow
		OVF = 0: Indicates that TCNT overflow has not occurred.
		OVF = 1: Indicates that TCNT overflow has occurred.
MFA	1	Output compare flag A
		When the GRA functions as an input capture register, IMFA indicates that the
		TCNT value has been transferred to the GRA based on an input capture
		signal.
		IMFA = 0: Indicates that the TCNT value has not been transferred to GRA.
		IMFA = 1: Indicates that the TCNT value has been transferred to GRA.
		DVF 0

•	TIOR0	Timer I/O contro	ol register 0	Address:	0xFF84
---	-------	------------------	---------------	----------	--------

Bit	Bit Name	Setting	Function
2	IOA2	IOA2 = 1	IO control A 2 to 0
1	IOA1	IOA1 = 1	IOA2 = 1, IOA1 = 1, IOA0 = X:
0	IOA0	IOA0 = X	The GRA is used as an input capture register and the TCNT value is transferred to the GRA at the rising and falling edges on the FTIOA pin.
			(X: don't care)

• TIOR1 Timer I/O control register 1 Address: 0xFF85

Bit	Bit Name	Setting	Function
2	IOC2	IOC2 = 1	IO control C 2 to 0
1	IOC1	IOC1 = 1	IOC2 = 1, IOC1 = 1, IOC0 = X:
0	IOC0	IOC0 =	The GRC is used as an input capture register and the TCNT value is transferred to the GRC at the rising and falling edges on the FTIOA pin.
			(X: don't care)

• TCNT Timer counter Address: 0xFF86

Function: 16-bit up-counter incremented at the rising edge of $\phi/8$.

Setting: 0x0000

• GRA General register A Address: 0xFF88

Function: During input capture operation, the TCNT value is transferred to the GRA at the rising and falling edges

on the FTIOA pin.

Setting: —

• GRC General register C Address: 0xFF8C

Function: When the GRC functions as the buffer register for the GRA in input capture operation, the GRA value is

transferred to the GRC at the rising and falling edges on the FTIOA pin.

Setting —



4.4 Description of RAM

Table 4.2 describes the RAM used in this sample task.


Table 4.2 Description of RAM

Label Name	Function	Size	Used in
plhigh	Pulse high-level width measurement result	2 bytes	Main routine
			Pulse width
			measurement end
pllow	Pulse low-level width measurement result	2 bytes	Main routine
			Pulse width
			measurement end
usrf	Timer W interrupt status indicator	1 byte	Main routine
	usfr = 0: No interrupt has occurred.		Pulse width
	usfr = 1: Pulse width measurement has started.		measurement end
	usfr = 2: Pulse high-level width measurement has completed.		
	usfr = 3: Pulse low-level width measurement has completed/		
	Pulse width measurement has completed normally.		




5. Flowchart

1. Main routine





2. Pulse width measurement end





6. Program Listing

```
H8/300HN Series -H8/3664-
  Application Note
/*
  'Pulse Period Measurement by Input Caputure Function'
  Function
   : Timer W Input Caputure
   External Clock: 16MHz
/* Internal Clock: 16MHz
/* Sub Clock :
                 32.768kHz
#include <machine.h>
/* Symbol Definition
unsigned char b7:1;
                         /* bit7 */
                         /* bit6 */
   unsigned char b6:1;
                         /* bit5 */
   unsigned char b5:1;
                         /* bit4 */
   unsigned char b4:1;
   unsigned char b3:1;
                         /* bit3 */
   unsigned char b2:1;
                         /* bit2 */
                         /* bit1 */
   unsigned char b1:1;
   unsigned char b0:1;
                         /* bit0 */
#define
           TMRW
                       *(volatile unsigned char *)0xFF80
                                                                 /* Timer mode register W
#define
           TCRW
                       *(volatile unsigned char *)0xFF81
                                                                 /* Timer control register W
#define
           TIERW
                       *(volatile unsigned char *)0xFF82
                                                                  /* Timer interrupt enable register W
                       (*(struct BIT *)0xFF82)
#define
         TIERW_BIT
                                                                  /* Timer interrupt enable register W
                       TIERW_BIT.b7
#define
          OVIE
                                                                  /* Timer Overflow Interrupt Enable
                       TIERW BIT.b0
#define
         IMIEA
                                                                  /* Input Capture/Compare Match
                                                                  /* Interrupt Enable A
#define
                       *(volatile unsigned char *)0xFF83
                                                                  /* Timer Status Register W
         TSRW
#define TSRW BIT
                      (*(struct BIT *)0xFF83)
                                                                 /* Timer Status Register W
         OVF
#define
                       TSRW BIT.b7
                                                                 /* Timer Over flow
         IMFA
#define
                       TSRW BIT.b0
                                                                  /* Input Capture/Compare Match FlagA
         TIOR0
#define
                       *(volatile unsigned char *)0xFF84
                                                                 /* Timer I/O control register 0
#define
           TIOR1
                      *(volatile unsigned char *)0xFF85
                                                                 /* Timer I/O control register 1
           TCNT
                       *(volatile unsigned short *)0xFF86
#define
                                                                  /* Timer counter
#define
           GRA
                       *(volatile unsigned short *)0xFF88
                                                                  /* General register A
#define
         GRC
                       *(volatile unsigned short *)0xFF8C
                                                                  /* General register C
#pragma interrupt (twint)
```



H8/300H Tiny Series Buffer Operation of Input Capture Function

```
/* Function define
extern void INIT ( void );
                                                       /* SP Set
void main ( void );
void twint ( void );
volatile unsigned short plhigh;
                                                       /* Pulse time data
volatile unsigned short pllow;
                                                       /* Pulse time data
                                                                                    */
volatile unsigned char usrf;
                                                       /* User flag
/* Vector Address
#pragma section V1
                                                       /* VECTOR SECTOIN SET
void (*const VEC_TBL1[])(void) = {
                                                       /* 0x00 - 0x0f
                                                                                    */
  INIT
                                                       /* 00 Reset
                                                                                    * /
};
#pragma section V2
                                                       /* VECTOR SECTOIN SET
void (*const VEC TBL2[])(void) = {
  twint
                                                       /* 2A Timer W Interrupt
                                                                                    * /
};
void main ( void )
   unsigned char tmp;
   set imask ccr(1);
                                                       /* Interrupt Disable
   TCRW = 0 \times 30:
                                                       /* phi/8 Clock count
   TIERW = 0xF1;
                                                       /* OVF, IMFA Interrupt Enable
   tmp = TSRW;
   TSRW = 0x70;
                                                       /* Interrupt Flag Clear
   plhigh = 0;
                                                       /* Ram clear
   pllow = 0;
                                                       /* Ram clear
   usrf = 0;
                                                       /* Flag clear
                                                                                    * /
   TIOR0 = 0x8E;
                                                       /* Input capture to GRA at both
                                                                                    */
                                                       /* rising and falling edges
   TIOR1 = 0x8E;
                                                       /* Input capture to GRC
   TCNT = 0x0000;
                                                       /* Clear TCNT
   TMRW = 0x08:
                                                       /* TCNT count start
                                                                                    * /
   set_imask_ccr(0);
                                                       /* Interrupt Enable
   while(usrf < 3);
   while(1):
```

H8/300H Tiny Series Buffer Operation of Input Capture Function

```
/* Timer W Interrupt
void twint ( void )
   unsigned char tmp;
   if(usrf == 2){
      if(OVF == 1){
         plhigh = 0xFFFF;
                                                           /* Overflow
         pllow = 0xFFFF;
      else{
         plhigh = GRC;
                                                           /* Ram copy to GRC0
         pllow = GRA;
                                                           /* Ram copy to GRA0
      TIERW = 0x70;
                                                           /* OVF, IMFA Interrupt Disable
   TCNT = 0x0000;
                                                           /* Set TCNT
                                                           /* User flag increment
   tmp = TSRW;
                                                           /* Interrupt Flag Clear
   TSRW = 0x70;
                                                                                          */
```

Link address specifications

Section Name	Address
CV1	0x0000
CV2	0x002A
Р	0x0100
В	0xFB80



Revision Record

	Description		
Date	Page	Summary	
Sep.24.03	_	First edition issued	
		Date Page	Date Page Summary



Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
 - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.