

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

H8SX Family

DTC Data Transfer Initiated by IRQ Interrupt

Introduction

The DTC is activated by an IRQ interrupt and it performs data transfer of 128 bytes.

Target Device

H8SX/1582F

Contents

1. Specifications	2
2. Conditions for Application	3
3. Description of Modules Used	4
4. Description of Operation	6
5. Description of Software	8

1. Specifications

- Figure 1 shows a block diagram of data transfer by the DTC.
- The DTC is activated by an IRQ0 interrupt and transfers data blocks, each of which is 128 bytes.
- Data blocks are transferred from on-chip ROM (array datatable) to on-chip RAM (array ramarea) by means of the DTC.




Figure 1 Block Diagram of DTC Data Transfer

2. Conditions for Application

Table 1 Conditions for Application

Item	Contents
Operating frequency	Input clock: 5 MHz
	System clock (I ϕ): 40 MHz
	Peripheral module clock (P ϕ): 20 MHz
	External bus clock (B ϕ): 20 MHz
Operating mode	Mode 3 (MD1 = 1, MD0 = 1)
Development tool	High-performance Embedded Workshop Version 4.00.02
C/C++ compiler	H8S, H8/300 Series C/C++ Compiler Version 6.01.00 (from Renesas Technology Corp.)
Compile option	-cpu = h8sxa:24:md, -code = machinecode, -optimize = 1, -regparam = 3, -speed = (register, shift, struct, expression)

Table 2 Section Settings

Address	Section Name	Description
H'001000	P	Program area
	C	Data table storage area
H'002500	CDTCV	DTC vector address storage area
H'FF9000	B	Uninitialized data area (RAM area)

3. Description of Modules Used

Figure 2 shows a block diagram of the DTC. The block diagram of the DTC is described below.

The registers shown below cannot be directly accessed by the CPU. These registers are located in the data area as the transfer information. When a DTC activation source event occurs, the start address of the transfer information is read in accordance with the vector address assigned to each activation source; the transfer information is transferred to the DTC and data transfer is performed. When transfer has finished, the contents of these registers are written back.

- **DTC mode register A (MRA)**
Selects the operating mode of the DTC. In this sample task, the transfer mode is set as block transfer mode, the transfer data size as byte-wise, and SAR is set to be incremented after data transfer.
- **DTC mode register B (MRB)**
Selects the operating mode of the DTC. In this sample task, the destination side is set as the block area and DAR is set to be incremented after data transfer.
- **DTC source address register (SAR)**
Specifies the transfer source address.
- **DTC destination address register (DAR)**
Specifies the transfer destination address.
- **DTC transfer count register A (CRA)**
Specifies the number of data transfers by the DTC. In block transfer mode, this register is divided into the upper eight bits CRAH and the lower eight bits CRAL. CRAH specifies the number of transfers and CRAL is used as an 8-bit transfer counter.
- **DTC transfer count register B (CRB)**
In block transfer mode, specifies the number of block data transfers by the DTC.

The following registers are located in the interrupt controller and bus controller, and can be directly accessed by the CPU.

- **DTC enable registers A to H (DTCERA to DTCERH)**
The DTCER registers are used to select the interrupt sources for activation of the DTC. See the hardware manual for the correspondence between the interrupt sources and the DTCE bits in the DTCER registers. In the sample task, the DTCEA15 bit in DTCERA is set to 1 to select the IRQ0 interrupt request as the activation source.
- **DTC control register (DTCCR)**
Sets the DTC to be activated by an IRQ0 interrupt.
- **DTC vector base register (DTCVBR)**
Sets the base address used to calculate the vector table address.




Figure 2 Block Diagram of DTC

4. Description of Operation

4.1 Overview

Figure 3 summarizes the operation when using DTC block transfer. The hardware processing and software processing are shown in table 3 for describing figure 3.




Figure 3 Data Transfer Operation Initiated by IRQ0 Interrupt

Table 3 Hardware and Software Processing

	Hardware Processing	Software Processing
(1)	None	DTC initial settings <ul style="list-style-type: none"> • Transfer source address: First address of array datatable • Transfer destination address: First address of array ramarea • Increment SAR and DAR after transfer. • Destination side is the block area. • Block transfer mode • Set the block size in CRA and the block transfer count in CRB. • Select the IRQ0 interrupt request as the DTC activation source. (Set DTCEA15 in DTCERA to 1.)
(2)	Activation of the DTC <ol style="list-style-type: none"> Generate an IRQ0 interrupt request on the rising edge of the $\overline{\text{IRQ0}}$ pin. Activate the DTC, which has been configured to be activated by the IRQ0 interrupt request. Transfer 128 bytes of data from array datatable to array ramarea. 	None
(3)	<ol style="list-style-type: none"> Clear DTCEA15 in DTCERA to 0. 	IRQ0 interrupt handling <ol style="list-style-type: none"> Disable the IRQ0 interrupt.

4.2 DTC Transfer Information

Operation related to the DTC transfer information is summarized below.

- Configuration of transfer information

In short address mode, transfer information should be placed in memory as shown in figure 4. In this sample task, the start address of the transfer information is set at H'FFB000.




Figure 4 Configuration of Transfer Information in Short Address Mode

- Correspondence between vector table and transfer information

Correspondence between the vector table and transfer information is shown in figure 5. In this sample task, the vector table address is set at H'00002500 based on the DTCVBR contents. If the transfer information start address (H'FFB000) is set in this vector table, the transfer information is read into the DTC registers.




Figure 5 Correspondence between Vector Table and Transfer Information

5. Description of Software

5.1 List of Functions

Table 4 List of Functions

Function Name	Functions
init	Initialization routine Cancels module stop mode, sets the clock, and calls the main function.
main	Main routine Makes the initial settings for the DTC, and performs processing for the transfer of 128 bytes of data.
irq0_int	IRQ0 interrupt handling routine

5.2 RAM Usage

Table 5 RAM Usage

Type	Variable Name	Description	Used In
unsigned char	ramarea[128]	Destination RAM area	main
DTC_tag	TRINFO	DTC transfer information (Start address: H'FFB000)	main

5.3 Data Table

Table 6 Data Table

Type	Array Name	Description	Used In
unsigned char	datatable[128]	Stores the source data 128-byte data of H'00, H'01, ... H'7F	main

5.4 Description of Functions

5.4.1 init Function

(1) Functional overview

Initialization routine which cancels module stop mode, sets the clock, and calls the main function.

(2) Argument

None

(3) Return value

None

(4) Description of internal registers

The internal registers used in this sample task are described below. The setting values shown in these tables are the values used in this sample task and differ from their initial values.

- System clock control register (SCKCR) Address: H'FFFDC4

Bit	Bit Name	Setting	R/W	Function
10	ICK2	0	R/W	System Clock (I ϕ) Select
9	ICK1	0		These bits select the system clock frequency. The CPU, DMAC, and DTC modules are driven by the system clock. 000: Input clock \times 8
8	ICK0	0		
6	PCK2	0	R/W	Peripheral Module Clock (P ϕ) Select
5	PCK1	0		These bits select the frequency of the peripheral module clock. 001: Input clock \times 4
4	PCK0	1		
2	BCK2	0	R/W	External Bus Clock (B ϕ) Select
1	BCK1	0		These bits select the frequency of the external bus clock. 001: Input clock \times 4
0	BCK0	1		

- MSTPCRA, MSTPCRB, and MSTPCRC are the registers that control module stop mode. Setting the bits in these registers places the corresponding modules in module stop mode, and clearing the bits cancels module stop mode.

- Module stop control register A (MSTPCRA) Address: H'FFFDC8

Bit	Bit Name	Setting	R/W	Function
15	ACSE	0	R/W	All-module-clock-stop mode enable Enables or disables transition to all-module-clock-stop mode. If this bit is set to 1, all-module-clock-stop mode is entered when the SLEEP instruction is executed by the CPU while all the modules under control of the MSTPCR registers are placed in module stop mode. In all-module-clock-stop mode, even the bus controller and I/O ports are stopped to reduce the supply current. 0: Disables transition to all-module-clock-stop mode. 1: Enables transition to all-module-clock-stop mode.
13	MSTPA13	1	R/W	DMA controller (DMAC)
12	MSTPA12	0	R/W	Data transfer controller (DTC)
4	MSTPA4	1	R/W	A/D converter (unit 1)
3	MSTPA3	1	R/W	A/D converter (unit 0)
1	MSTPA1	1	R/W	16-bit timer pulse unit (TPU channels 11 to 6)
0	MSTPA0	1	R/W	16-bit timer pulse unit (TPU channels 5 to 0)


- Module stop control register B (MSTPCRB) Address: H'FFFDCA

Bit	Bit Name	Setting	R/W	Function
15	MSTPB15	1	R/W	Programmable pulse generator (PPG)
12	MSTPB12	1	R/W	Serial communication interface_4 (SCI_4)
11	MSTPB11	1	R/W	Serial communication interface_3 (SCI_3)

- Module stop control register C (MSTPCRC) Address: H'FFFDCC

Bit	Bit Name	Setting	R/W	Function
10	MSTPC10	1	R/W	Synchronous serial communication unit 2 (SSU_2)
9	MSTPC9	1	R/W	Synchronous serial communication unit 1 (SSU_1)
8	MSTPC8	1	R/W	Synchronous serial communication unit 0 (SSU_0)
1	MSTPC1	0	R/W	On-chip RAM_1 (H'FF9000 to H'FFBFFF)
0	MSTPC0	0	R/W	Always write the same value to the MSTPC1 and MSTPC0 bits.

(5) Flowchart



5.4.2 main Function

(1) Functional overview

Main routine which makes the initial settings for the DTC and performs the data transfer processing of 128 bytes.

(2) Argument

None

(3) Return value

None

(4) Description of internal registers

The internal registers used in this sample task are described below. The setting values shown in these tables are the values used in this sample task and differ from their initial values.

- DTC mode register A (MRA) (Cannot be directly accessed by the CPU)

Bit	Bit Name	Setting	Function
7	MD1	1	DTC Mode 1, 0
6	MD0	0	10: Block transfer mode
5	Sz1	0	DTC Data Transfer Size 1, 0
4	Sz0	0	00: Byte-wise transfer
3	SM1	1	Source Address Mode 1, 0
2	SM0	0	These bits specify the operation of SAR after data transfer. 10: SAR is incremented after data transfer

- DTC mode register B (MRB) (Cannot be directly accessed by the CPU)

Bit	Bit Name	Setting	Function
4	DTS	0	DTC Transfer Mode Select 0: Destination side is repeat area or block area 1: Source side is repeat area or block area
3	DM1	1	Destination Address Mode 1, 0
2	DM0	0	These bits specify the operation of DAR after data transfer. 10: DAR is incremented after data transfer

- DTC source address register (SAR) (Cannot be directly accessed by the CPU)
Function: Sets the transfer source address.
Setting: Start address of array datatable
- DTC destination address register (DAR) (Cannot be directly accessed by the CPU)
Function: Sets the transfer destination address.
Setting: Start address of array ramarea
- DTC transfer count register A (CRA) (Cannot be directly accessed by the CPU)
Function: Sets the block size in block transfer mode. When CRA = H'8080 with the Sz1 and Sz0 bits in MRA set to B'00 (byte-wise transfer), the block size is 128 bytes.
Setting: H'8080
- DTC transfer count register B (CRB) (Cannot be directly accessed by the CPU)
Function: Sets the number of transfers in block transfer mode. The value of this register will be decremented (-1) for each data transfer.
Setting: H'0001
- DTC vector base register (DTCVBR) Address: H'FFFD80
Function: 32-bit register which sets the base address used to calculate the vector table address.
Setting: H'00002000

- DTC enable register A (DTCERA) Address: H'FFFF20

Bit	Bit Name	Setting	R/W	Function
15	DTCEA15	1	R/W	Transfer Stop Flag 0: IRQ0 interrupt is not selected as the DTC activation source 1: IRQ0 interrupt is selected as the DTC activation source

- DTC control register (DTCCR) Address: H'FFFF30

Bit	Bit Name	Setting	R/W	Function
0	ERR	0	R/(W)*	Transfer Stop Flag 0: Address error or NMI interrupt request has not occurred 1: Address error or NMI interrupt request has occurred

Note: * Only 0 can be written to clear the flag.

- Port 1 input buffer control register (P1ICR) Address: H'FFFFB90

Bit	Bit Name	Setting	R/W	Function
0	P10ICR	1	R/W	0: Input buffer of pin P10 is disabled 1: Input buffer of pin P10 is enabled


- IRQ sense control register L (ISCRL) Address: H'FFFD6A

Bit	Bit Name	Setting	R/W	Function
1	IRQ0SR	0	R/W	IRQ0 Sense Control Rise
0	IRQ0SF	1	R/W	IRQ0 Sense Control Fall 01: Interrupt request is generated on the falling edge of $\overline{\text{IRQ0}}$ input

- IRQ enable register (IER) Address: H'FFFF34

Bit	Bit Name	Setting	R/W	Function
0	IRQ0E	1	R/W	IRQ0 Enable 0: IRQ0 interrupt request is disabled 1: IRQ0 interrupt request is enabled

(5) Flowchart



5.4.3 irq0_int Function

(1) Functional overview

IRQ0 interrupt handling routine

(2) Argument

None

(3) Return value

None


(4) Description of internal registers

The internal registers used in this sample task are described below. The setting values shown in these tables are the values used in this sample task and differ from their initial values.

- IRQ enable register (IER) Address: H'FFFF34

Bit	Bit Name	Setting	R/W	Function
0	IRQ0E	0	R/W	IRQ0 Enable 0: IRQ0 interrupt request is disabled 1: IRQ0 interrupt request is enabled

(5) Flowchart



Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Mar.10.06	—	First edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.