

R8C/27 Group and R8C/33C Group

Differences between R8C/27 Group and R8C/33C Group

REJ05B1239-0100

Rev.1.00

July 20, 2010

1. Abstract

This document is reference material for identifying differences between the R8C/27 Group and R8C/33C Group.

2. Introduction

This document applies to the following microcomputers (MCUs):

- MCUs: R8C/27 Group and R8C/33C Group

3. R8C/33C Group Replaces R8C/27 Group

Since the R8C/33C Group is an upward compatible product of the R8C/27 Group, replacing the R8C/27 Group with the R8C/33C Group is easy. For more details, refer to 4. Group Differences and the hardware user's manual.

3.1 Upward Compatibility of Functions

Additional functions for the R8C/33C Group are as follows:

- (1) Add detection level selections to voltage detection 0 and voltage detection 1.
- (2) Add a data transfer controller (DTC).
- (3) Add a low-speed on-chip oscillator for the watchdog timer.
- (4) Add event input control to timer RA.
- (5) Add A/D trigger generation to timer RC.
- (6) Add one channel of the serial interface (UART2) with clock synchronous serial I/O mode, clock asynchronous serial I/O mode (UART mode), special mode (I²C mode), and multiprocessor communication function.
- (7) Add bus collision detection to the hardware LIN during Synch Break transmission.
- (8) Add repeat mode 1, single sweep mode, and repeat sweep mode to A/D converter operating mode. Add timer RC and an external trigger for the A/D conversion start conditions of repeat mode 0. Add AD1 to AD7 to the storage registers for the A/D conversion results.
- (9) Add a D/A converter.
- (10) Add comparator B.
- (11) Add a data protect function and background operation (BGO) function to the flash memory. Add two blocks of data flash.

4. Group Differences

4.1 Function and Specification Differences

Table 4.1 to Table 4.7 list differences in the functions and specifications. For more details regarding pin function differences, refer to 4.2 Pin Function Differences.

Table 4.1 Function and Specification Differences (1) (1)

Item		R8C/27 Group	R8C/33C Group
Memory	ROM/RAM	<ul style="list-style-type: none"> • 8 KB/512 B • 16 KB/1 KB • 24 KB/1.5 KB • 32 KB/1.5 KB 	<ul style="list-style-type: none"> • 4 KB/512 B • 8 KB/1 KB • 16 KB/1.5 KB • 24 KB/2 KB • 32 KB/2.5 KB
Reset		<ul style="list-style-type: none"> • Reset source determination function: Not included • CPU clock after reset: low-speed on-chip oscillator divided by 8 • Flash memory start time of reset sequence: 14 cycles of CPU clock 	<ul style="list-style-type: none"> • Reset source determination function: Included • CPU clock after reset: low-speed on-chip oscillator no division • Flash memory start time of reset sequence: 148 cycles of CPU clock
Voltage detection circuits	Voltage detection 0	<ul style="list-style-type: none"> • Voltage monitor 0: Included (2) • Detection voltage cannot be selected. • Digital filter function: Included (digital filter can be selected as included or not included) 	<ul style="list-style-type: none"> • Voltage monitor 0: Included • Detection voltage can be selected (four levels). • Digital filter function: Not included
	Voltage detection 1	<ul style="list-style-type: none"> • Detection voltage cannot be selected. • Detection edge cannot be selected. • Digital filter sampling time: (fOCO-S divided by n) x 4 n: 1, 2, 4, 8 • Voltage monitor 1 reset: Included • Voltage monitor 1 interrupt: Included (2) (non-maskable interrupt fixed) • Monitor: Included (2) 	<ul style="list-style-type: none"> • Detection voltage can be selected (16 levels). • Detection edge can be selected (one edge or both edges). • Digital filter sampling time: (fOCO-S divided by n) x 2 n: 1, 2, 4, 8 • Voltage monitor 1 reset: Not included • Voltage monitor 1 interrupt: Included (non-maskable interrupt or maskable interrupt can be selected) • Monitor: Included
	Voltage detection 2	<ul style="list-style-type: none"> • Detection edge cannot be selected. • Digital filter sampling time: (fOCO-S divided by n) x 4 n: 1, 2, 4, 8 • Voltage monitor 2 reset: Included • Voltage monitor 2 interrupt: Included (non-maskable interrupt fixed) 	<ul style="list-style-type: none"> • Detection edge can be selected (one edge or both edges). • Digital filter sampling time: (fOCO-S divided by n) x 2 n: 1, 2, 4, 8 • Voltage monitor 2 reset: Not included • Voltage monitor 2 interrupt: Included (non-maskable interrupt or maskable interrupt can be selected.)

Notes:

1. Refer to the hardware user's manual for details and electrical characteristics.
2. This only applies to the N and D versions in the R8C/27 Group.

Table 4.2 Function and Specification Differences (2) (1)

Item	R8C/27 Group	R8C/33C Group
I/O ports	<ul style="list-style-type: none"> I/O ports: 25 Input ports: 3 Input threshold value cannot be selected. Ports for LED drive: 8 ⁽²⁾ Port input function cannot be selected. 	<ul style="list-style-type: none"> I/O ports: 27 Input port: 1 Input threshold value can be selected. High current drive ports: 27 Port input function can be selected (selectable dependent/not dependent on the direction register).
Clock generation circuits	<ul style="list-style-type: none"> XCIN clock oscillation circuit can be used. ⁽²⁾ Clock source for fOCO128 depends on the FRA01 bit. fC cannot be selected as the peripheral function clock. Low-speed on-chip oscillator for watchdog timer: Not included XIN-XOUT drive capacity can be selected. XCIN-XCOUT drive capacity can be selected. 	<ul style="list-style-type: none"> XCIN clock oscillation circuit can be used. Clock source for fOCO128 depends on the FRA03 bit. fC can be selected as the peripheral function clock. Low-speed on-chip oscillator for watchdog timer: Included XIN-XOUT drive capacity cannot be selected. XCIN-XCOUT drive capacity cannot be selected.
High-speed on-chip oscillator	<ul style="list-style-type: none"> No correction value for 32 MHz Frequency correction data for all supply voltage ranges: Included Divide-by-2 or divide-by-3 for high-speed on-chip oscillator clock division ratio cannot be selected. ⁽³⁾ 	<ul style="list-style-type: none"> Correction value for 32 MHz Frequency correction data for all supply voltage ranges: Not included Divide-by-2 or divide-by-3 for high-speed on-chip oscillator clock division ratio can be selected.
Interrupts	<ul style="list-style-type: none"> Interrupt sources: 24 ⁽²⁾ External interrupt inputs: 7 (INT x 3, key input x 4) 	<ul style="list-style-type: none"> Interrupt sources: 32 External interrupt inputs: 7 (INT x 3, key input x 4)
Watchdog timer	<ul style="list-style-type: none"> Underflow period cannot be selected Refresh acknowledgement period cannot be selected. 15 bits x 1 channel 	<ul style="list-style-type: none"> Underflow period can be selected (four steps). Refresh acknowledgement period can be selected (four steps). 14 bits x 1 channel
DTC	Not included	Included

Notes:

1. Refer to the hardware user's manual for details and electrical characteristics.
2. These only apply to the N and D versions in the R8C/27 Group.
3. This only applies to the K version in the R8C/27 Group.

Table 4.3 Function and Specification Differences (3) (1)

Item		R8C/27 Group	R8C/33C Group
Timer RA	Count source	<ul style="list-style-type: none"> fC32 can be selected. ⁽²⁾ fC cannot be selected. 	<ul style="list-style-type: none"> fC32 can be selected. fC can be selected.
	–	Event input control function: Not included	Event input control function: Included
Timer RC	Count source	<ul style="list-style-type: none"> fOCO-F cannot be selected. 	<ul style="list-style-type: none"> fOCO-F can be selected.
	–	Module operation enable bit (MSTTRC bit): Not included	Module operation enable bit (MSTTRC bit): Included
	Output compare function	<ul style="list-style-type: none"> TRCGRC register cannot be used to control TRCIOA pin output. TRCGRD register cannot be used to control TRCIOB pin output. A/D trigger is not generated. 	<ul style="list-style-type: none"> TRCGRC register can be used to control TRCIOA pin output. TRCGRD register can be used to control TRCIOB pin output. A/D trigger generation can be selected.
	PWM mode	<ul style="list-style-type: none"> Use shared bit to set active level/initial output. A/D trigger is not generated. 	<ul style="list-style-type: none"> Use each bit to set active level/initial output. A/D trigger generation can be selected.
	PWM2 mode	A/D trigger is not generated.	A/D trigger generation can be selected.
Timer RE (real-time clock mode)	–	Included ⁽²⁾	Included
	TREO pin output function	Either f2, f4, or f8 is output.	Either f2, fC, f4, f8, or 1 Hz is output.
Timer RE (output compare mode)	Count source	fC4 can be selected. ⁽²⁾	fC4 can be selected.
	TREO pin output function	Either f2, f4, or f8 is output.	Either f2, fC, f4, f8, or compare output is output.

Notes:

1. Refer to the hardware user's manual for details and electrical characteristics.
2. These only apply to the N and D versions in the R8C/27 Group.

Table 4.4 Function and Specification Differences (4) (1)

Item		R8C/27 Group	R8C/33C Group
Serial interface (UART0)	Count source	fC cannot be selected.	fC can be selected.
Serial interface (UART1)	Count source	fC cannot be selected.	fC can be selected.
Serial interface (UART2)		Not included	Included
Clock synchronous serial interface (synchronous serial communication unit)		<ul style="list-style-type: none"> • Module operation enable bit (MSTIIC bit): Not included • Transfer data length: 8 bits fixed • Transmit/receive data register length: 8 bits 	<ul style="list-style-type: none"> • Module operation enable bit (MSTIIC bit): Included • Transfer data length: 8 bits to 16 bits can be selected. • Transmit/receive data register length: 16 bits
Clock synchronous serial interface (I ² C-bus interface)		<ul style="list-style-type: none"> • Module operation enable bit (MSTIIC bit): Not included • Double or half transfer cannot be selected. • SDA digital delay: Not included 	<ul style="list-style-type: none"> • Module operation enable bit (MSTIIC bit): Included • Double or half transfer can be selected. • SDA digital delay: Included (three steps)
Hardware LIN		Bus collision during Sync Break transmission cannot be detected.	Bus collision during Sync Break transmission can be detected (enable/disable can be switched).

Notes:

Refer to the hardware user's manual for details and electrical characteristics.

Table 4.5 Function and Specification Differences (5) (1)

Item		R8C/27 Group	R8C/33C Group
A/D converter	Operating modes	<ul style="list-style-type: none"> • One-shot mode • Repeat mode 	<ul style="list-style-type: none"> • One-shot mode • Repeat mode 0 • Repeat mode 1 • Single sweep mode • Repeat sweep mode
	A/D conversion start conditions	<ul style="list-style-type: none"> • Software trigger 	<ul style="list-style-type: none"> • Software trigger • Timer RC • External trigger
	Registers for storing A/D conversion results	One	Eight
	Operating clocks (ϕ AD)	<ul style="list-style-type: none"> • f1, f2, f4, and fOCO-F 	<ul style="list-style-type: none"> • fAD, fAD divided by 2, fAD divided by 4, fAD divided by 8 (fAD = f1 or fOCO-F)
	Conversion rate (2)	33 ϕ AD cycles	Minimum 44 ϕ AD cycles
	Sample and hold function	Included or not included: Can be selected	Included or not included: Cannot be selected (fixed as included)
	On-chip reference voltage	Not included	Included
D/A Converter		Not included	Included
Comparator B		Not included	Included

Notes:

1. Refer to the hardware user's manual for details and electrical characteristics.
2. The conversion rate is based on the conditions of one-shot mode, 10-bit resolution, and the sample and hold function.

Table 4.6 Function and Specification Differences (6) (1)

Item	R8C/27 Group	R8C/33C Group
Flash memory	<ul style="list-style-type: none"> • Program ROM size is 8 KB or 16 KB per block. • Data flash area: 1 KB × 2 blocks • Data protect function: Not included • BGO function: Not included • Erase/write error interrupt: Not included • Flash access error interrupt : Not included • Flash ready status interrupt: Not included • Rewrite control program in EW0 mode is executed in areas other than flash memory. • Mode after program or erase in EW0 mode: Read status register mode • Rewrite control for program ROM area: Each block can be controlled by the rewrite disable bits (FMR15 and FMR16) in blocks 0 and 1. • Rewrite control for data flash area: Individual blocks cannot be controlled. • CPU clock limit in EW0 mode: 5 MHz or below • Program suspend function: Included • Read status register command: Included • Lock bit program command: Not included • Read lock bit status command: Not included • Block blank check command: Not included 	<ul style="list-style-type: none"> • Program ROM size is 2 KB, 4 KB, or 8 KB per block. • Data flash area: 1 KB × 4 blocks • Data protect function: Included • BGO function: Included • Erase/write error interrupt: Included • Flash access error interrupt: Included • Flash ready status interrupt: Included • Rewrite control program in EW0 mode can be executed in program ROM area when data flash area is rewritten. • Mode after program or erase in EW0 mode: Read array mode • Rewrite control for program ROM area: Each block can be controlled by the lock bit disable select bit (FMR13) and software command. • Rewrite control for data flash area: Each block can be controlled by block A, block B, block C, and block D rewrite disable bits (FMR14, FMR15, FMR16, and FMR17). • CPU clock limit in EW0 mode: 20 MHz or below • Program suspend function: Not included • Read status register command: Not included • Lock bit program command: Included • Read lock bit status command: Included • Block blank check command: Included

Note:

1. Refer to the hardware user's manual for details and electrical characteristics.

Table 4.7 Function and Specification Differences (7) (1)

Item	R8C/27 Group	R8C/33C Group
Supply voltage	<ul style="list-style-type: none"> • VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) ⁽²⁾ • VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)⁽³⁾ • VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz) • VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) ⁽⁴⁾ 	<ul style="list-style-type: none"> • VCC = 2.7 to 5.5 V (f(XIN) = 20 MHz) • VCC = 1.8 to 5.5 V (f(XIN) = 5 MHz) • VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)
Low current consumption	<ul style="list-style-type: none"> • Typical 10 mA ⁽⁴⁾ (VCC = 5 V, f(XIN) = 20 MHz) • Typical 6 mA ⁽⁴⁾ (VCC = 3 V, f(XIN) = 10 MHz) • Typical 2.0 μA ⁽⁴⁾ (VCC = 3 V, wait mode) (f(XCIN) = 32 kHz) • Typical 0.7 μA ⁽⁴⁾ (VCC = 3 V, stop mode) 	<ul style="list-style-type: none"> • Typical 6.5 mA (VCC = 5 V, f(XIN) = 20 MHz) • Typical 3.5 mA (VCC = 3 V, f(XIN) = 10 MHz) • Typical 3.5 μA (VCC = 3 V, wait mode) (f(XCIN) = 32 kHz) • Typical 2.0 μA (VCC = 3 V, stop mode)

Notes:

1. Refer to the hardware user's manual for details and electrical characteristics.
2. This applies to all versions except for the K version in the R8C/27 Group.
3. This only applies to the K version in the R8C/27 Group.
4. These only apply to the N and D versions in the R8C/27 Group.

4.2 Pin Function Differences

Table 4.8 lists pin function differences.

Table 4.8 Pin Function Differences

Pin Name	R8C/27 Group	R8C/33C Group
XCIN	P4_6 (1)	P4_6
XCOU	P4_7 (1)	P4_7
$\overline{\text{INT1}}$	P1_7, P1_5, P3_6	P1_7, P1_5, P2_0
TRCLK	P3_3	P3_3, P1_4
TRCTR	P1_1	P1_1, P0_2, P0_1, P0_0
TRCIOA	P1_1	P1_1, P0_2, P0_1, P0_0
TRCIOB	P1_2	P1_2, P2_0, P0_5, P0_4, P0_3
TRCIO	P3_4, P5_3	P3_4, P2_1, P1_3, P0_7
TRCIOD	P3_5, P5_4	P3_5, P2_2, P1_0, P0_6
CLK1	P0_5	P0_3
RXD1	P4_5, P3_7, P3_6	P0_2
TXD1	P3_7, P3_6, P0_0	P0_1
CLK2	—	P3_5
RXD2	—	P4_5, P3_7, P3_4
TXD2	—	P3_7, P3_4
$\overline{\text{CTS2}}$	—	P3_3
$\overline{\text{RTS2}}$	—	P3_3
SCL2	—	P4_5, P3_7, P3_4
SDA2	—	P3_7, P3_4
SDA	P3_4	P3_7
SSI	P3_3, P1_6	P3_4
$\overline{\text{SCS}}$	P3_4	P3_3
$\overline{\text{ADTRG}}$	—	P4_5
DA0	—	P0_6
DA1	—	P0_7
IVCMP1	—	P1_7
IVCMP3	—	P3_3
IVREF1	—	P1_6
IVREF3	—	P3_4

Note:

1. These only apply to the N and D versions in the R8C/27 Group.

4.3 SFR Differences

Table 4.9 to Table 4.13 list differences in the SFRs.

Table 4.9 SFR Differences (1)

R8C/27 Group	R8C/33C Group	Remarks
—	RSTFR	
—	CMPA	
—	VCAC	
VCA1	VCA1	Allocation addresses are different.
VCA2	VCA2	<ul style="list-style-type: none"> • Bit 5 added ⁽¹⁾ • Allocation addresses are different.
—	VD1LS	
VW0C	VW0C	<ul style="list-style-type: none"> • Reset values are different. • Bits 1 and 4 to 7 deleted
VW1C	VW1C	<ul style="list-style-type: none"> • Reset values are different. • Bits 2 and 3 added ⁽¹⁾ • Bit 6 deleted • Allocation addresses are different.
VW2C	VW2C	<ul style="list-style-type: none"> • Reset values are different. • Bit 6 deleted and allocation addresses are different.
—	P2	
—	PD2	
P3	P3	Bit 6 deleted
PD3	PD3	Bit 6 deleted
PD4	PD4	Bits 6 and 7 added
P5	—	
PD5	—	
PINSR1	—	
PINSR2	—	Bit 6 moved to bit 0 in TRBRCSR register.
PINSR3	—	<ul style="list-style-type: none"> • Bit 3 moved to bits 0 to 2 in TRCPSR1 register and functions added • Bit 4 moved to bits 4 to 6 in TRCPSR1 register and functions added
PMR	—	<ul style="list-style-type: none"> • Bit 0 moved to bits 1 to 3 in INTSR register and functions added • Functions in bits 3, 4, and 6 deleted • Bit 5 moved to bit 0 in U1SR register • Bit 7 moved to bit 0 in SSUICSR register
—	TRASR	
—	TRBRCSR	
—	TRCPSR0	
—	TRCPSR1	
—	U0SR	
—	U1SR	
—	U2SR0	
—	U2SR1	
—	SSUICSR	
—	INTSR	
—	PINSR	

Note:

1. These only apply to the J and K versions in the R8C/27 Group.

Table 4.10 SFR Differences (2)

R8C/27 Group	R8C/33C Group	Remarks
PUR0	PUR0	Bit 4 added and allocation addresses are different.
PUR1	PUR1	<ul style="list-style-type: none"> • Functions in bit 1 added and bits 2 and 3 deleted • Allocation addresses are different.
P1DRR ⁽¹⁾	P1DRR	Allocation addresses are different.
—	P2DRR	
—	DRR0	
—	DRR1	
—	VLT0	
—	VLT1	
CM0	CM0	<ul style="list-style-type: none"> • Reset values are different. • Functions in bits 3 and 4 changed and bit 7 added
CM1	CM1	Bit 5 deleted
-	CM3	
CPSRF ⁽¹⁾	CPSRF	
FRA0	FRA0	Bit 3 added
—	FRA3	
FRA4 ⁽¹⁾	FRA4	Functions are different.
—	FRA5	
FRA6 ⁽¹⁾	FRA6	Functions are different.
FRA7 ⁽¹⁾	FRA7	Functions and allocation addresses are different.
PRCR	PRCR	Functions in bits 0 and 3 changed
—	FMRDYIC	
—	S2TIC	
—	S2RIC	
—	U2BCNIC	
—	VCMP1IC	
—	VCMP2IC	
INTEN	INTEN	Allocation addresses are different.
INTF	INTF	Allocation addresses are different.
KIEN	KIEN	Allocation addresses are different.
AIER	AIER0	<ul style="list-style-type: none"> • Register name changed and allocation addresses are different. • Functions in bit 1 moved to bit 0 in AIER1 register.
—	AIER1	
RMAD0	RMAD0	Allocation addresses and reset values are different.
RMAD1	RMAD1	Allocation addresses and reset values are different.
WDC	WDTC	<ul style="list-style-type: none"> • Reset values are different. • Register name changed and bit 5 added

Note:

1. These only apply to the N and D versions in the R8C/27 Group.

Table 4.11 SFR Differences (3)

R8C/27 Group	R8C/33C Group	Remarks
—	DTCTL	
—	DTCEN0	
—	DTCEN1	
—	DTCEN2	
—	DTCEN3	
—	DTCEN5	
—	DTCEN6	
—	DTCD0	
—	DTCD1	
—	DTCD2	
—	DTCD3	
—	DTCD4	
—	DTCD5	
—	DTCD6	
—	DTCD7	
—	DTCD8	
—	DTCD9	
—	DTCD10	
—	DTCD11	
—	DTCD12	
—	DTCD13	
—	DTCD14	
—	DTCD15	
—	DTCD16	
—	DTCD17	
—	DTCD18	
—	DTCD19	
—	DTCD20	
—	DTCD21	
—	DTCD22	
—	DTCD23	
TRAIOC	TRAIOC	<ul style="list-style-type: none"> • Functions in bit 3 changed • Functions in bit 3 moved to bits 0 and 1 in TRASR register, and bits 1 to 3 in INTSR register • Bits 6 and 7 added
TRAMR	TRAMR	Functions added to bits 4 to 6
—	MSTCR	
TRCCR1	TRCCR1	Functions added to bits 4 to 6
TRCIOR1	TRCIOR1	Bits 3 and 7 added
TRCCR2	TRCCR2	Bits 0 to 2 added
—	TRCADCR	
TREHR ⁽¹⁾	TREHR	
TREWK ⁽¹⁾	TREWK	
TRECSR	TRECSR	Bit 4 added and functions added to bits 5 and 6

Notes:

1. These only apply to the N and D versions in the R8C/27 Group.

Table 4.12 SFR Differences (4)

R8C/27 Group	R8C/33C Group	Remarks
U0C0	U0C0	Functions added to bits 0 and 1
U1MR	U1MR	Allocation addresses are different.
U1BRG	U1BRG	Allocation addresses are different.
U1TB	U1TB	Allocation addresses are different.
U1C0	U1C0	Allocation addresses are different and functions added to bits 0 and 1.
U1C1	U1C1	Allocation addresses are different.
U1RB	U1RB	Allocation addresses are different.
—	U2MR	
—	U2BRG	
—	U2TB	
—	U2C0	
—	U2C1	
—	U2RB	
—	URXDF	
—	U2SMR	
—	U2SMR2	
—	U2SMR3	
—	U2SMR4	
—	U2SMR5	
—	SSBR	
SSTDR/ICDRT	SSTDR/ICDRT	SSTDR register sizes and allocation addresses are different.
—	SSTDRH	
SSRDR/ICDRR	SSRDR/ICDRR	SSRDR register sizes and allocation addresses are different.
—	SSRDRH	
SSCRH/ICCR1	SSCRH/ICCR1	Allocation addresses are different.
SSCRL/ICCR2	SSCRL/ICCR2	Allocation addresses are different.
SSMR/ICMR	SSMR/ICMR	<ul style="list-style-type: none"> • Reset values are different (only for SSMR register). • Allocation addresses are different. • Bit 3 added (only for SSMR register)
SSMR2/SAR	SSMR2/SAR	Allocation addresses are different.
SSER/ICIER	SSER/ICIER	Allocation addresses are different.
SSSR/ICSR	SSSR/ICSR	Allocation addresses are different.
—	LINCR2	

Table 4.13 SFR Differences (5)

R8C/27 Group	R8C/33C Group	Remarks
—	OCVREFCR	
AD	AD0	Register name changed
—	AD1	
—	AD2	
—	AD3	
—	AD4	
—	AD5	
—	AD6	
—	AD7	
—	ADMOD	
—	ADINSEL	
ADCON0	ADCON0	<ul style="list-style-type: none"> • Functions in bits 0 to 2 moved to bits 0 to 2 in ADINSEL register • Functions in bit 3 moved to bits 3 to 5 in ADMOD register and functions added • Functions in bit 4 moved to bits 6 and 7 in ADINSEL register and functions added • Functions in bit 6 moved to bit 0 • Functions in bit 7 moved to bits 0 to 2 in ADMOD register and functions added
ADCON1	ADCON1	<ul style="list-style-type: none"> • Bit 0 added • Functions in bit 3 moved to bit 4 • Functions in bit 4 moved to bits 0 to 2 in ADMOD register and functions added • Bit 5 symbol names changed • Bits 6 and 7 added
ADCON2	—	
—	DA0	
—	DA1	
—	DACON	
—	INTCMP	
—	FST	
FMR0	FMR0	<ul style="list-style-type: none"> • Reset values are different. • Functions in bit 0 moved to bit 7 in FST register • Functions in bit 2 changed • Bits 4 and 5 added • Functions in bit 6 moved to bit 4 in FST register • Functions in bit 6 changed • Functions in bit 7 moved to bit 5 in FST register • Functions in bit 7 changed • Allocation addresses are different.
FMR1	FMR1	<ul style="list-style-type: none"> • Functions in bit 1 moved to bit 2 in FMR0 register • Bits 3, 4, and 7 added • Functions in bits 5 and 6 changed
FMR4	FMR2	<ul style="list-style-type: none"> • Functions in bits 0 and 2 changed • Bits 3, 4, and 6 deleted

Table 4.14 Option Function Select Area Differences (1)

R8C/27 Group	R8C/33C Group	Remarks
OFS	OFS	<ul style="list-style-type: none"> • Bit 4 added and functions in bit 5 changed • Functions in bit 5 moved to bit 6
—	OFS2	

Note:

1. The option function select area is allocated in the flash memory, not in the SFRs.

4.4 Interrupt Vector Differences

Table 4.15 lists differences in the fixed vector table and Table 4.16 lists differences in the relocatable vector table.

Table 4.15 Differences in Fixed Vector Table

Vector addresses Addresses (L) to (H)	Interrupt Source of R8C/27 Group	Interrupt Source of R8C/33C Group
0FFF0h to 0FFF3h	Watchdog timer Oscillation stop detection Voltage monitor 1 (1) Voltage monitor 2	Watchdog timer Oscillation stop detection Voltage monitor 1 Voltage monitor 2

Note:

1. This only applies to the N and D versions in the R8C/27 Group.

Table 4.16 Relocatable Vector Table Differences

Software Interrupt Number	Interrupt Source of R8C/27 Group	Interrupt Source of R8C/33C Group
1	—	Flash memory ready
11	—	UART2 transmit/NACK2
12	—	UART2 receive/ACK2
30	—	UART2 bus collision detection
50	—	Voltage monitor 1
51	—	Voltage monitor 2

5. Reference Documents

R8C/27 Group User's Manual: Hardware Rev.2.10

R8C/33C Group User's Manual: Hardware Rev.1.00

The latest versions can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

Revision History	R8C/27 Group and R8C/33C Group Differences between R8C/27 Group and R8C/33C Group
------------------	--

Rev.	Date	Description	
		Page	Summary
1.00	July 20, 2010	—	First edition issued

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhichunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.
7F, No. 363 Fu Shing North Road Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
1 HarbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F, Samik Laviel'or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141