

---

# SH7262/SH7264 Group

R01AN0612EJ0102

Rev. 1.02

## Video Display Controller 3 Video Recording Example

---

Mar. 23, 2011

### Summary

This application note describes the video recording example using the SH7262/SH7264 Microcomputers (MCUs) on-chip Video Display Controller 3 (VDC3).

### Target Device

SH7264 MCU.

### Contents

1. Introduction.....	2
2. Applications .....	3
3. Sample Program Listing.....	17
4. References .....	29

## 1. Introduction

### 1.1 Specifications

The SH7264 on-chip Video Display Controller 3 (VDC3) stores the input video in the BT.656 format in SDRAM.

### 1.2 Modules Used

- Video Display Controller 3 (VDC3)
- General-purpose I/O ports
- Interrupt Controller

### 1.3 Applicable Conditions

MCU	SH7262/SH7264
Operating Frequency	Internal clock: 144 MHz Bus clock: 72 MHz Peripheral clock: 36 MHz
Integrated Development Environment	Renesas Electronics Corporation High-performance Embedded Workshop Ver.4.07.00
C Compiler	Renesas Electronics SuperH RISC engine Family C/C++ compiler package Ver.9.03 Release 00
Compiler Options	Default setting in the High-performance Embedded Workshop (-cpu=sh2afpu -fpu=single -debug -gbr=auto -global_volatile=0 -opt_range=all -infinite_loop=0 -del_vacant_loop=0 -struct_alloc=1)

### 1.4 Related Application Note

Refer to the related application notes as follows:

- SH7262/SH7264 Group Example of Initialization
- SH7262/SH7264 Group SDRAM Interface Setting
- SH7262/SH7264 Group Video Display Controller 3 TFT-LCD Interfacing Example
- SH7262/SH7264 Group Video Display Controller 3 Video Display Example
- SH7262/SH7264 Group Video Display Controller 3 How to Use the  $\alpha$  (Alpha) Blending Window Function

### 1.5 About Active-low Pins (Signals)

The symbol "#" suffixed to the pin (or signal) names indicates that the pins (or signals) are active-low.

## 2. Applications

This application note shows the pin connection example and configuration example to record the video by the VDC3.

### 2.1 VDC3 Operation

The VDC3 provides the video display function to display the video, and the video recording function to record the video. This application note describes the video recording function.

#### 2.1.1 Overview

The VDC3 provides the following four functions. The function related to the video recording is the "video recording function". The video display function and video recording function cannot be used at the same time.

1. Video display function: Reduces the size of the input video, buffers the resultant video data in memory, and then displays the video on the panel
2. Video recording function: Stores a specified number of fields of the input video in SDRAM
3. Function for overlaying graphics images (two planes) on the input video
4. Function for outputting the control signals for the TFT-LCD panel

### 2.1.2 Features

The following table lists the VDC3 features.

**Table 1 VDC3 Features**

Item	Description	Remarks
Operating frequency	Video input clock: 27 MHz Panel clock: 4 to 36 MHz (depends on the panel specifications)	For video recording
Input video standard	8-bit input compliant to the ITU-R BT.656 standard (27 MHz) 8-bit serial input compliant to the ITU-R BT.601 standard (27 MHz)	
Video recording function	Stores the video data in the RGB565 format at a rate of the 1/2 field (NTSC: 30 fps, PAL: 25 fps)	
Video scaling processing	Vertical: x 1/2, x 1/3, x 1/4 Horizontal: x 2/3, x 1/2, x 1/3x 1/4 Each scaled value can be further multiplied by 6/7 to support PAL.	
Interrupt output	Line interrupt output (this can be output on a desired line) VSYNC cycle fluctuation detection signal for the BT.601, and BT.656 Field write completion signal Overflow/underflow detection signal for the internal buffer	Other
Graphics images	Two planes (layers 1 and 2) RGB565 progressive format ( $\alpha$ = none, R: 5 bits, G: 6 bits, B: 5 bits; 16 bits in total) $\alpha$ RGB4444 progressive format ( $\alpha$ : 4 bits, R: 4 bits, G: 4 bits, B: 4 bits; 16 bits in total)	
Graphics functions	<ul style="list-style-type: none"> <li><math>\alpha</math> blending window function: Mixes the input video and layers 1 and 2 according to the transparency rate <math>\alpha</math> in the specified region (fade-in and fade-out functions are available)</li> <li>Chroma-keying function: Mixes the images with applying the specified RGB color according to the transparency rate <math>\alpha</math>.</li> <li>Dot <math>\alpha</math> function: Mixes the images according to the transparency rate <math>\alpha</math> when the target is a graphic image in <math>\alpha</math> RGB4444 format.</li> <li>For each dot, the priority among the <math>\alpha</math> values of the above functions is as follows:</li> <li><math>\alpha</math> blending window &gt; chroma-keying &gt; dot <math>\alpha</math></li> </ul>	
Output video size	640 pixels x 480 lines (VGA size) 480 pixels x 240 lines (WQVGA size) 320 pixels x 240 lines (QVGA, landscape-mode) 240 pixels x 320 lines (QVGA, portrait-mode) Note: The maximum viewable area for the input image is 480 pixels x 240 lines (NTSC), and 480 pixels x 288 lines (PAL).	
Output video format	RGB565 progressive video output (16-bit parallel output)	
Sync signal output	Outputs the control signals for the TFT-LCD panel	
Video quality adjustment function	Contrast adjustment and brightness adjustment	

## 2.1.3 I/O Pins

The following table shows the VDC3 I/O pins.

Table 2 VDC3 I/O Pins

Symbol	I/O	Pin Name	Description	Remarks
DV_CLK	Input	Video input clock	BT.601, BT.656 clock input pin	For video recording
DV_VSYNC	Input	VSYNC input	BT.601 VSYNC signal input pin	
DV_HSYNC	Input	HSYNC input	BT.601 HSYNC signal input pin	
DV_DATA7 to 0	Input	BT.601 or BT.656 input	BT.601 or BT.656 data signal input pins	
LCD_CLK	Output	Panel clock	Panel clock output pin	Other
LCD_EXTCLK	Input	Panel clock source	Panel clock source input pin	
LCD_VSYNC	Output	Panel VSYNC output	Vertical sync signal output pin for the panel	
LCD_HSYNC	Output	Panel HSYNC output	Horizontal sync signal output pin for the panel	
LCD_DE	Output	Panel data enable output	Data enable signal or data start position pulse signal output pin for the panel	
LCD_DATA15 to 0	Output	Panel data output	Data output pins for the panel <small>MSB LSB                      MSB LSB</small> [15 : 11]: Red    [4 : 0] [10 : 5]: Green [5 : 0] [4 : 0]: Blue    [4 : 0]	
LCD_M_DISP	Output	Panel control signal	Alternating signal for the panel	

2.1.4 Configuration

Figure 1 shows the VDC3 block diagram for the video displaying function. For details on the functional blocks for video recording, refer to Table 3.




Figure 1 VDC3 Block Diagram Related to the Video Recording Function

Table 3 VDC3 Functional Blocks

Block Name	Overview
Input timing control block	Controls the timing of the input sync signal clock rising or falling edge, and the sync polarity. It also controls the timing of the BT.601 and BT.656 video input signals clock rising or falling edge.
Video receiving block	(1) Captures the input video, scales, adjusts the contrast, and the brightness. (2) Converts the YC format to the RGB565 format, and stores the data via the IV1-BUS. (3) Skips the field, and stores the data in the RGB565 format via the IV1-BUS.

### 2.1.5 Input Signals

The VDC3 has two options for the input video formats; BT.601 input or BT.656 input. This section describes the VDC3 input video formats in detail.

In addition, the VDC3 supports 525 lines (NTSC) and 625 lines (PAL) as the number of lines for the input video. This application is an example of 525 lines (NTSC).

#### (1) BT.601 Input

BT.601 is a standard for the NTSC and PAL, the analog television system, to specify the conversion and sampling frequency to digitize the analog video signal. The table below lists an overview of the BT.601. Refer to BT.601 specifications for detail.

**Table 4 BT.601 Overview (For NTSC)**

Item	Description	
Scan Lines	525 (2:1 interlace)	
Frame Rate	60 fps	
Aspect Ratio	4:3 or 16:9	
Sample Structures	4:2:2	4:4:4
Color Format	Y, Cr, Cb	Y, Cr, Cb or R, G, B
Number of Samples per Total Line	858 (Y), 429 (Cr, Cb)	858
Sampling Frequency	13.5 MHz (Y), 6.75 MHz (Cr, Cb)	13.5 MHz
Form of Coding	8 or 10 bits/sample	
Number of Samples per Digital Active Line	720 (Y), 360 (Cr, Cb)	720
Range of Data (8-bit coding)	16 to 235 (Y), 16 to 240 (Cr, Cb)	16 to 240

When selecting the BT.601 input, use DV\_DATA7 to DV\_DATA0 pins, DV\_VSYNC pin, DV\_HSYNC pin, and DV\_CLK pin as the video input pins. Input the data signal to DV\_DATA7 to DV\_DATA0 pins, the vertical sync signal in DV\_VSYNC pin, and the horizontal sync signal in DV\_HSYNC pin.

Figure 2 shows the timing to capture video in the BT.601 input. Use the VIDEO\_VSTART register to set the interval between the DV\_VSYNC signal and the valid data area. For setting the interval between the DV\_HSYNC signal and the valid data area, use the VIDEO\_HSTART register. The polarity of the DV\_VSYNC and DV\_HSYNC signals can be changed by the VIDEO\_TIM\_CNT register.

As the input video is interlaced 2:1, Field 1 (TOP) and Field 2 (BOTTOM) of the data must be recognized. The VDC3 recognizes them by the value set in the FIELD\_SKEW [9:0] bits in the VIDEO\_TIM\_CNT register. Figure 3 shows how to recognize fields in the BT.601. The data format for the input video is YC422. Figure 4 shows the data input format.




Figure 2 Capture Timing in the BT.601 Input




Figure 3 How to Recognize the Fields in BT.601




Figure 4 Data Input Format for BT.601 input

(2) BT.656 Input

BT.656 is a standard to specify the data structure of the digital video signals, which is defined in the BT.601. The structure of the data signals and the reference codes are specified in the BT.656. Replace the data output in the blanking interval with the reference codes to retrieve the Vsync and Hsync signals timing, and the field information. The following table lists the function of each bit in the reference codes.

Table 5 Reference Codes (For 8-bit data)

Bit No.	The First Byte (H'FF)	The Second Byte (H'00)	The Third Byte (H'00)	The Fourth Byte (H'XX)
7	1	0	0	Fixed to 1
6				0: field 1, 1: field 2
5				1 during the vertical blanking interval, other, 0
4				0: SAV (Start of Active Video) 1: EAV (End of Active Video)
3				Protection bit <sup>(note)</sup>
2				Protection bit <sup>(note)</sup>
1				Protection bit <sup>(note)</sup>
0				Protection bit <sup>(note)</sup>

Note: Specific values for bits 6 to 4 are specified in BT.656.

When selecting the BT.656 input, use DV\_DATA7 to DV\_DATA0 pins only. As the vertical or horizontal sync information is retrieved by the reference code that is embedded in the data signal, input the data signals compliant to the BT.656.

The following figure shows the timing to capture video in the BT.656 input and the input data format.




Figure 5 Capture Timing in the BT.656 Input and the Data Input Format (For NTSC)

2.1.6 Video Recording Image

The figure below shows the video recording image. The VDC3 captures only the TOP field of the input signal. Then, it scales down the captured video, adjusts the contrast and the brightness. Finally, it stores the video in the RGB565 format on internal RAM.




Figure 6 Video Recording Image

## 2.2 Video Recording Circuit Diagram

The figure below shows an example of the circuit diagram to record video. Use the digital video decoder to convert the video signal from analog to digital, and then input the video signal to the VDC3 through the DV\_CLK, DV\_VSYNC, DV\_HSYNC, and DV\_DATA7 to 0 pins. For interfacing SDRAM, refer to the application note "SH7262/SH7264 Group SDRAM Interface Setting".




Figure 7 Circuit Diagram

## 2.3 Sample Program Specifications

This section describes the specifications of the sample program and shows the flow charts of each processing.

### 2.3.1 Specifications

- Stores the input video in the BT.656 format on SDRAM in the RGB565 format
- Scales down the video to 1/2 in both horizontal and vertical directions
- Stores 30 fields of video

### 2.3.2 Main Flow Chart of the Sample Program

Figure 8 shows the main flow chart of the sample program. The sample program executes a series of the processing as shown in Figure 9 to Figure 12 to store the input video on SDRAM.




Figure 8 Sample Program Main Flow Chart

2.3.3 Flow Chart of Specifying Input Video Format

The figure below shows an example of specifying the input video format. The BT.656 input is specified in this application.




Figure 9 Flow Chart of Specifying the Input Video Format

### 2.3.4 Flow Chart of Specifying the Video Recording Mode

Figure 10 and Figure 11 show examples of specifying the video recording mode. This application scales down the captured input video at 1/2 both in the vertical and horizontal directions, and then stores the scaled video on SDRAM. The number of fields to store is 30.




Figure 10 Setting Example of the Video Recording Mode (1/2)




Figure 11 Setting Example of the Video Recording Mode (2/2)

2.3.5 Flow Chart of Interrupts

The figure below shows the flow chart of interrupts when writing one field of video is complete. The number of fields recorded is counted at every interrupt in this application. When the specified number of fields of recording is complete, it stops recording video.




Figure 12 Flow Chart of Interrupt (One Field of Video Writing is Complete)

### 3. Sample Program Listing

#### 3.1 Supplement to the Sample Program

As the capacity of the SH7264 large-capacity internal RAM varies as 1 MB or 640 KB, depending on the MCU type, the section alignment and register setting must be partly altered. To support both MCU types, this application note provides two types of sample programs (workspaces) for 1-MB RAM and 640-KB RAM.

As the MCU with 640-KB RAM must be write-enabled before writing data in the data-retention RAM, the System control register 5 (SYSCR5) is set to write-enable the RAM in the sample program for 640-KB RAM.

Review your product and use the appropriate workspace.

### 3.2 Sample Program Listing "main.c" (1/2)

```
1      /*****
2      *   DISCLAIMER
3      *
4      *   This software is supplied by Renesas Electronics Corporation and is only
5      *   intended for use with Renesas products. No other uses are authorized.
6      *
7      *   This software is owned by Renesas Electronics Corporation and is protected under
8      *   all applicable laws, including copyright laws.
9      *
10     *   THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11     *   REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12     *   INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13     *   PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14     *   DISCLAIMED.
15     *
16     *   TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17     *   ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18     *   FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19     *   FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20     *   AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21     *
22     *   Renesas reserves the right, without notice, to make changes to this
23     *   software and to discontinue the availability of this software.
24     *   By using this software, you agree to the additional terms and
25     *   conditions found by accessing the following link:
26     *   http://www.renesas.com/disclaimer
27     *****/
28     /* Copyright (C) 2009(2010,2011) Renesas Electronics Corporation. All Rights Reserved.*/
29     /*****
30     *   System Name : SH7264 Sample Program
31     *   File Name   : main.c
32     *   Abstract    : VDC3 Video recording example
33     *   Version     : 2.00.00
34     *   Device      : SH7264
35     *   Tool-Chain  : High-performance Embedded Workshop (Ver.4.07.00).
36     *                : C/C++ compiler package for the SuperH RISC engine family
37     *                :                               (Ver.9.03 Release00).
38     *   OS          : None
39     *   H/W Platform: M3A-HS64G50(CPU board), M3A-HS64G02(Option board)
40     *   Description :
41     *****/
42     *   History     : Jan.15,2009 Ver.1.00.00
43     *                : Jun.29,2009 Ver.1.01.00
44     *                : Feb.28,2011 Ver.2.00.00
45     *****/
46
47
```

### 3.3 Sample Program Listing "main.c" (2/2)

```
48  /*****
49  Includes <System Includes> , "Project Includes"
50  *****/
51  #include <stdio.h>
52  #include "iodefine.h"
53  #include "io_vdc3_video_rec.h"
54
55  /*****
56  Exported global variables and functions (to be accessed by other files)
57  *****/
58  /* ==== Global functions ==== */
59  void main(void);
60
61  /*****
62  * ID          :
63  * Outline     : Video recording main
64  * Include     :
65  * Declaration : void main(void);
66  * Description : Records the video
67  * Argument    : void
68  * Return Value : void
69  *****/
70  void main(void)
71  {
72      /* ==== Initializes the digital video decoder ==== */
73      init_video_decoder();
74
75      /* ==== Initializes the VDC3 ==== */
76      io_vdc3_init();
77
78      /* ==== Waits for completing to record video ==== */
79      while(1){
80          if( VDC3.VIDEO_MODE.BIT.VIDEO_MAIN_EXE == 0){
81              break;
82          }
83      }
84
85      while(1){
86          /* Loop */
87      }
88  }
89
90  /* End of File */
91
```

### 3.4 Sample Program Listing "io\_vdc3\_video\_rec.c" (1/7)

```
1  /*****
2  *   DISCLAIMER
3  *
4  *   This software is supplied by Renesas Electronics Corporation and is only
5  *   intended for use with Renesas products. No other uses are authorized.
6  *
7  *   This software is owned by Renesas Electronics Corporation and is protected under
8  *   all applicable laws, including copyright laws.
9  *
10 *   THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 *   REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 *   INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 *   PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14 *   DISCLAIMED.
15 *
16 *   TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 *   ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 *   FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 *   FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 *   AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21 *
22 *   Renesas reserves the right, without notice, to make changes to this
23 *   software and to discontinue the availability of this software.
24 *   By using this software, you agree to the additional terms and
25 *   conditions found by accessing the following link:
26 *   http://www.renesas.com/disclaimer
27 *****/
28 /* Copyright (C) 2011 Renesas Electronics Corporation. All Rights Reserved.*/
29 /*****
30 *   System Name : SH7264 Sample Program
31 *   File Name   : io_vdc3_video_rec.c
32 *   Abstract    : VDC3 Video recording example
33 *   Version     : 1.00.00
34 *   Device      : SH7264
35 *   Tool-Chain  : High-performance Embedded Workshop (Ver.4.07.00).
36 *               : C/C++ compiler package for the SuperH RISC engine family
37 *               :                               (Ver.9.03 Release00).
38 *   OS          : None
39 *   H/W Platform: M3A-HS64G50(CPU board), M3A-HS64G02(Option board)
40 *   Description :
41 *****/
42 *   History     : Feb.28,2011 Ver.1.00.00
43 *****/
44
45
```

## 3.5 Sample Program Listing "io\_vdc3\_video\_rec.c" (2/7)

```

46  /*****
47  Includes <System Includes> , "Project Includes"
48  *****/
49  #include "iodefine.h"
50  #include "io_vdc3_video_rec.h"
51
52  /*****
53  Exported global variables and functions (to be accessed by other files)
54  *****/
55  /* ==== Global functions ==== */
56  void io_vdc3_init(void);
57  void io_int_vdc3_field_end(void);
58
59  /* ==== Global variables ==== */
60  #pragma section VREC_BUFF /* Allocates the buffer at the 128-byte or 16-byte boundary
61                          in cache-disabled space */
62  unsigned short video_rec_buffer[VREC_FIELD_NUM][(VREC_FIELD_OFFSET / BYTES_PER_PIXEL)];
63  #pragma section
64
65  /*****
66  Private global variables and functions
67  *****/
68  /* ==== Private functions ==== */
69  static void io_vdc3_init_video_in(void);
70  static void io_vdc3_init_video_rec(void);
71  static void io_vdc3_start(void);
72
73  /* ==== Private variables ==== */
74  static int saved_field_num; /* Number of fields already recorded */
75
76  /*****
77  * ID          :
78  * Outline     : Initializes the VDC3
79  * Include     :
80  * Declaration : void io_vdc3_init(void);
81  * Description : Uses the VDC3 video recording function for setting to store
82  *             : the video signal on SDRAM.
83  * Argument    : void
84  * Return Value : void
85  *****/

```

## 3.6 Sample Program Listing "io\_vdc3\_video\_rec.c" (3/7)

```

86 void io_vdc3_init(void)
87 {
88     int i, j;
89
90     /* ==== Initializes the data ==== */
91     saved_field_num = 0;
92
93     /* ==== PORT ==== */
94     /* ---- Video (in) ---- */
95     PORT.PFCR1.BIT.PF7MD = 3;      /* DV_DATA7 */
96     PORT.PFCR1.BIT.PF6MD = 3;      /* DV_DATA6 */
97     PORT.PFCR1.BIT.PF5MD = 3;      /* DV_DATA5 */
98     PORT.PFCR1.BIT.PF4MD = 3;      /* DV_DATA4 */
99     PORT.PFCR0.BIT.PF3MD = 3;      /* DV_DATA3 */
100    PORT.PFCR0.BIT.PF2MD = 3;      /* DV_DATA2 */
101    PORT.PFCR0.BIT.PF1MD = 3;      /* DV_DATA1 */
102    PORT.PFCR0.BIT.PF0MD = 3;      /* DV_DATA0 */
103    PORT.PECR1.BIT.PE5MD = 3;      /* DV_HSYNC */
104    PORT.PECR1.BIT.PE4MD = 3;      /* DV_VSYNC */
105    PORT.PFCR2.BIT.PF8MD = 3;      /* DV_CLK */
106
107    /* ---- Display (out) ---- */
108    PORT.PGCR7.WORD = 0x5A0lu;      /* LCD_DATA0 ( Bits 15 to 8 is H'5A. )*/
109    PORT.PGCR5.BIT.PG20MD = 1;      /* LCD_EXTCLK */
110    PORT.PGCR4.WORD = 0x1111lu;     /* LCD_CLK, LCD_DE, LCD_HSYNC, LCD_VSYNC */
111    PORT.PGCR3.WORD = 0x1111lu;     /* LCD_DATA15-12 */
112    PORT.PGCR2.WORD = 0x1111lu;     /* LCD_DATA11-08 */
113    PORT.PGCR1.WORD = 0x1111lu;     /* LCD_DATA07-04 */
114    PORT.PGCR0.BIT.PG3MD = 1;      /* LCD_DATA03 */
115    PORT.PGCR0.BIT.PG2MD = 1;      /* LCD_DATA02 */
116    PORT.PGCR0.BIT.PG1MD = 1;      /* LCD_DATA01 */
117
118    /* ==== CPG ==== */
119    CPG.STBCR7.BIT.MSTP74 = 0;      /* VDC3 */
120
121    /* ==== INTC ==== */
122    INTC.IPR10.BIT._VDC3 = 3;      /* Sets the interrupt priority level of VDC3 */
123
124    /* ==== VDC3 ==== */
125    /* ---- Initializes the video receiving block ---- */
126    io_vdc3_init_video_in();
127
128    /* ---- Initializes the video recording function ---- */
129    io_vdc3_init_video_rec();
130
131    /* ---- Enables the operation ---- */
132    io_vdc3_start();
133 }
134

```

## 3.7 Sample Program Listing "io\_vdc3\_video\_rec.c" (4/7)

```

135  /*****
136  * ID      :
137  * Outline : Interrupt at the writing complete
138  * Include : iodefne.h
139  * Declaration : void io_int_vdc3_field_end(void);
140  * Description : An interrupt handler when writing is complete in the video
141  *             : recording mode. Counts the number of fields recorded when writing
142  *             : a field is complete.
143  *             : When the number of fields recorded is 30, it stops recording.
144  * Argument  : void
145  * Return Value : void
146  *****/
147  void io_int_vdc3_field_end(void)
148  {
149      volatile unsigned long dummy;
150
151      VDC3.VIDEO_INT_CNT.BIT.F_END = 0;      /* Clears the write completion status of
152                                             one field video */
153      dummy = VDC3.VIDEO_INT_CNT.LONG;      /* Dummy read */
154      saved_field_num++;                    /* Counts the number of fields already recorded
155  */
156
157      /* Stops when number of fields recorded reaches at the number of buffers */
158      if(saved_field_num == VREC_FIELD_NUM){
159
160          VDC3.VIDEO_INT_CNT.BIT.INT_F_EN = 0; /* Disables the write completion interrupt */
161
162          /* ==== Notes about disabling the Video receiver block operation of VDC3
163             [TN-SH7-A731A/E] ==== */
164          /* (1) Do not select the DV_CLK function in multi-purpose I/O ports
165             (PFCR2 register */
166          PORT.PFCR2.BIT.PF8MD = 0;          /* Selects the PF8 pin */
167
168          /* (2) Sets the VIDEO_MAIN_EXE = 0 */
169          VDC3.VIDEO_MODE.BIT.VIDEO_MAIN_EXE = 0;
170
171          /* (3) Disables supplying the clock for the VDC3 (STBCR7) */
172          CPG.STBCR7.BIT.MSTP74 = 1;
173
174          /* (4) Selects the DV_CLK function in multi-purpose I/O ports (PFCR2 register) */
175          PORT.PFCR2.BIT.PF8MD = 3;          /* Selects the DV_CLK */
176
177          /* (5) Enables supplying the clock for the VDC3 */
178          CPG.STBCR7.BIT.MSTP74 = 0;
179      }
180  }
181

```

### 3.8 Sample Program Listing "io\_vdc3\_video\_rec.c" (5/7)

```
182  /*****
183  * ID      :
184  * Outline : Initializes the video receiving block
185  * Include : iodef.h
186  * Declaration : static void io_vdc3_init_video_in(void);
187  * Description : Initializes the video receiving block.
188  *          : BT.656 is used as the input video format.
189  * Argument  : void
190  * Return Value : void
191  *****/
192  static void io_vdc3_init_video_in(void)
193  {
194      /* ----Input video format setting ---- */
195      VDC3.VIDEO_MODE.BIT.SEL_EXSYNC = 0;          /* Disables the external input
196                                                    sync signal */
197      VDC3.VIDEO_MODE.BIT.SEL_656601 = 0;        /* Specifies the BT.656 input */
198      VDC3.VIDEO_MODE.BIT.SEL_525625 = 0;        /* Number of lines for the
199                                                    input video: 525 (NTSC) */
200      VDC3.VIDEO_TIM_CNT.LONG = 0x00000000ul; /* Latches the DV_DATA input
201                                                    signal at the rising edge */
202                                                    /* Other control signals settings
203                                                    are not required for the BT656) */
204  }
```

## 3.9 Sample Program Listing "io\_vdc3\_video\_rec.c" (6/7)

```

205  /*****
206  * ID      :
207  * Outline : Initializes the video recording function
208  * Include : iodef.h
209  * Declaration : static void io_vdc3_init_video_rec(void);
210  * Description : Uses the VDC3 video recording function for setting to store
211  *             : the video signal on SDRAM.
212  * Argument  : void
213  * Return Value : void
214  *****/
215  static void io_vdc3_init_video_rec(void)
216  {
217  /* ---- Video recording function setting (BT.656, NTSC) ---- */
218  VDC3.VIDEO_INT_CNT.BIT.INT_F_EN    = 1; /* Enables the interrupt when writing
219                                          one field of data is completed */
220  VDC3.VIDEO_MODE.BIT.BURST_MODE_MAIN = 0; /* Bus in the video receiving block:
221                                          16-byte burst transfer */
222  VDC3.VIDEO_MODE.BIT.ENDIAN_MAIN    = 0; /* Bus in the video receiving block:
223                                          big endian */
224  VDC3.VIDEO_MODE.BIT.VIDEO_MODE     = 0; /* Video recording mode */
225  VDC3.VIDEO_SIZE.BIT.VIDEO_HEIGHT   = VIN_INPUT_HEIGHT; /* Number of lines */
226  VDC3.VIDEO_SIZE.BIT.VIDEO_WIDTH    = VIN_INPUT_WIDTH; /* Number of pixels */
227  VDC3.VIDEO_VSTART.BIT.VIDEO_VSTART_TOP = VIN_VSTART_VALIDDATA_TOP;
228  VDC3.VIDEO_VSTART.BIT.VIDEO_VSTART_BTM = VIN_VSTART_VALIDDATA_BTM;
229  VDC3.VIDEO_HSTART.BIT.VIDEO_HSTART   = VIN_HSTART_VALIDDATA;
230  VDC3.VIDEO_SAVE_NUM.BIT.FIELD_SAVE_NUM = VREC_FIELD_NUM -1;
231  VDC3.VIDEO_IMAGE_CNT.LONG = 0x80800300ul; /* Adjusts the luminance contrast
232                                          to default */
233  /* Adjusts the luminance brightness
234  to default */
235  /* Luminance clipping is valid */
236  /* Chrominance clipping is valid */
237  /* Scales down vertically to 1/2 */
238  /* Scales down horizontally to 1/2 */
239  VDC3.VIDEO_BASEADR.LONG              = (unsigned long)video_rec_buffer;
240  VDC3.VIDEO_LINE_OFFSET.LONG          = VREC_LINE_OFFSET;
241  VDC3.VIDEO_FIELD_OFFSET.LONG         = VREC_FIELD_OFFSET;
242  VDC3.VIDEO_DISP_SIZE.BIT.VIDEO_DISP_HEIGHT = VREC_DISP_SZ_Y; /* Number of lines */
243  VDC3.VIDEO_DISP_SIZE.BIT.VIDEO_DISP_WIDTH  = VREC_DISP_SZ_X; /* Number of pixels */
244  VDC3.SG.MODE.BIT.EX_SYNC_MODE         = 0; /* Free-running mode */
245  }
246

```

### 3.10 Sample Program Listing "io\_vdc3\_video\_rec.c" (7/7)

```
247  /*****
248  * ID      :
249  * Outline : Enables the operation
250  * Include : iodefne.h
251  * Declaration : static void io_vdc3_start(void);
252  * Description : Enables the operation.(Enabled from the next Vsync)
253  * Argument  : void
254  * Return Value : void
255  *****/
256  static void io_vdc3_start(void)
257  {
258  /* ---- Enables the video receiving block ---- */
259  VDC3.VIDEO_MODE.BIT.VIDEO_MAIN_EXE = 1;
260  }
261  /* End of File */
262
```

## 3.11 Sample Program Listing "io\_vdc3\_video\_rec.h" (1/2)

```
1  /*****
2  *   DISCLAIMER
3  *
4  *   This software is supplied by Renesas Electronics Corporation and is only
5  *   intended for use with Renesas products. No other uses are authorized.
6  *
7  *   This software is owned by Renesas Electronics Corporation and is protected under
8  *   all applicable laws, including copyright laws.
9  *
10 *   THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 *   REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 *   INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 *   PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14 *   DISCLAIMED.
15 *
16 *   TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 *   ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 *   FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 *   FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 *   AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21 *
22 *   Renesas reserves the right, without notice, to make changes to this
23 *   software and to discontinue the availability of this software.
24 *   By using this software, you agree to the additional terms and
25 *   conditions found by accessing the following link:
26 *   http://www.renesas.com/disclaimer
27 *****/
28 /* Copyright (C) 2011 Renesas Electronics Corporation. All Rights Reserved.*/
29 /*****
30 *   System Name : SH7264 Sample Program
31 *   File Name   : io_vdc3_video_rec.h
32 *   Abstract    : VDC3 Video recording example
33 *   Version     : 1.00.00
34 *   Device      : SH7264
35 *   Tool-Chain  : High-performance Embedded Workshop (Ver.4.07.00).
36 *               : C/C++ compiler package for the SuperH RISC engine family
37 *               :                               (Ver.9.03 Release00).
38 *   OS          : None
39 *   H/W Platform: M3A-HS64G50(CPU board), M3A-HS64G02(Option board)
40 *   Description :
41 *****/
42 *   History     : Feb.28,2011 Ver.1.00.00
43 *****/
44
45
```

## 3.12 Sample Program Listing "io\_vdc3\_video\_rec.h" (2/2)

```
46  /*****
47  Macro definitions
48  *****/
49  #define BYTES_PER_PIXEL      2      /* Number of bytes per pixel */
50  #define RGB565_BLACK         0x0000u /* Black */
51  #define RGB565_WHITE         0xFFFFu /* White */
52  #define RGB565_GREEN         0x07E0u /* Green */
53  #define RGB565_BLUE          0x001Fu /* Blue */
54
55  /* ---- Video input parameters ---- */
56  #define VIN_VSTART_VALIDDATA_TOP 16 /* Vertical capture timing in the TOP field */
57  #define VIN_VSTART_VALIDDATA_BTM 279 /* Vertical capture timing in the BOTTOM field */
58  #define VIN_HSTART_VALIDDATA    276 /* Horizontal capture timing */
59  #define VIN_INPUT_HEIGHT        240 /* Number of lines of the input valid video */
60  #define VIN_INPUT_WIDTH         720 /* Number of pixels of the input valid video */
61
62  /* ---- Video recording parameters ---- */
63  #define VREC_DISP_SZ_Y          240 /* Video recording area height */
64  #define VREC_DISP_SZ_X          360 /* Video recording area width */
65  #define VREC_FIELD_NUM          30 /* Number of fields to record */
66  #define VREC_LINE_OFFSET        ((VREC_DISP_SZ_X * BYTES_PER_PIXEL) + 15 ) & 0xFFFFFFFF0ul
67                                     /* Number of bytes per line */
68  #define VREC_FIELD_OFFSET        (VREC_LINE_OFFSET * VREC_DISP_SZ_Y)
69                                     /* Number of bytes per field */
70
71  /*****
72  Imported global variables and functions (from other files)
73  *****/
74  /* ==== Global functions ==== */
75  extern void io_vdc3_init(void);
76
77  /* ==== Global variables ==== */
78  extern unsigned short
79  video_rec_buffer[VREC_FIELD_NUM][(VREC_FIELD_OFFSET/BYTES_PER_PIXEL)];
80
81  /* End of File */
```

#### 4. References

- Software Manual  
SH-2A/SH-2A-FPU Software Manual Rev. 3.00  
The latest version of the software manual can be downloaded from the Renesas Electronics website.
- Hardware Manual  
SH7262 Group, SH7264 Group Hardware Manual Rev. 2.00  
The latest version of the hardware manual can be downloaded from the Renesas Electronics website.
- Technical Update  
Notes about disabling the Video receiver block operation of Video Display Controller 3 (TN-SH7-A731A/E Rev. 1.00)  
The latest version of the technical update can be downloaded from the Renesas Electronics website.

## Website and Support

Renesas Electronics Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

All trademarks and registered trademarks are the property of their respective owners.

## Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Apr.14.09	—	First edition issued
1.01	Jul.31.09	12	2.3.1 Specifications, corrected
		14 to 15	2.3.4 Flow Chart of Specifying the Video Recording Mode, corrected
		16	2.3.5 Flow Chart of Interrupts, corrected
		17 to 23	3. Sample Program Listing, corrected
1.02	Mar.23.11	18 to 28	Changed the configuration of the source code

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.

When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.  
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.  
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.  
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

#### Renesas Electronics America Inc.

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

#### Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

#### Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

#### Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

#### Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

#### Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China  
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

#### Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2886-9318, Fax: +852-2886-9022/9044

#### Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R.O.C.  
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

#### Renesas Electronics Singapore Pte. Ltd.

1 HarbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: +65-6213-0200, Fax: +65-6278-8001

#### Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

#### Renesas Electronics Korea Co., Ltd.

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141