Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8SX Family

Using the 32K Timer in Subclock Operation as a 24-hour Clock

Summary

In this example, we describe how to use the 32K timer in subclock operation to realize a 24-hour timer.

Target Device

H8SX/1663F

Introduction

Descriptions in this application note are in line with those in the hardware manual for the H8SX/1663 group, and the program is usable on the above device for which operation has been confirmed.

However, since some functions and the set of included functions will vary with the actual device in use, only apply the program after full evaluation with confirmation against the relevant hardware manual.

Contents

1.	Specifications	2
2.	Applicable Conditions	3
3.	Description of Module Usage	4
4.	Description of Operation	6
5.	Description of Software	8
6.	Documents for Reference	19



1. Specifications

In this example, the 32K timer is applied in subclock operation to realize a 24-hour clock.

With an overflow period of one second, the 32K timer generates interrupts every time it overflows. Counters set up in on-chip RAM for clocks are incremented within the processing routine for 32K timer interrupts. These counters consist of an 8-bit seconds counter, an 8-bit minutes counter, and an 8-bit hours counter. After counting has reached 23 hours, 59 minutes, and 59 seconds from 00 hours, 00 minutes, and 00 seconds, the counters are re-initialized to 00 hours, 00 minutes, and 00 seconds by the next incrementation, and counting up continues again in the same way.

Figure 1 is a diagram of the mode transitions in this sample application and is explained below.

- 1. Setting bit CK32K = 1 in the SUBCKR shifts the program-execution state from main-clock operation to subclock operation.
- Executing a SLEEP instruction shifts subclock operation from the program-execution state to software-standby mode.
- 3. A 32K timer interrupt shifts subclock operation back to the program-execution state so that the 32K interrupt is accepted.
- 4. Within processing for the 32K-timer-interrupt, the clock counters are made to count up.
- 5. Operation continues with repetition of the above steps (2) to (4). In this sample application, all of these steps are handled in subclock operation.




Figure 1 Mode-Transition Diagram for the Sample Application



2. Applicable Conditions

Table 1 Applicable Conditions

Item	Details
Main-clock operating	EXTAL input clock: 12 MHz
frequencies	System clock (Iφ): 24 MHz (input clock frequency-multiplied by 2)
	Peripheral-module clock (Pφ): 24 MHz (input clock frequency-multiplied by 2)
	External-bus clock (Bφ): 24 MHz (input clock frequency-multiplied by 2)
Subclock operating	Subclock: 32.768 kHz
frequencies	System clock (Iφ): 32.768 kHz
	Peripheral-module clock (Pφ): 32.768 kHz
	External-bus clock (Βφ): 32.768 kHz
MD_CLK pin	MD_CLK = 0
Operating mode	Mode 7 (single-chip mode)
	Mode-pin setting: MD2 = 1, MD1 = 1, MD0 = 1



3. Description of Module Usage

3.1 32K Timer (TM32K)

In the sample application, TM32K is applied to obtain 24-hour clock operation. The characteristics of TM32K are described below

- A 32.768-kHz clock signal is frequency-divided to obtain four forms of counter-input clock.
- A 32K timer-interrupt (32KOVI) is generated when the counter overflows.
- The overflow period is selectable from among four values: 250 ms, 500 ms, 1 s, and 2 s.
- The counter is operational except in hardware-standby mode and the reset state.

3.2 Switching to Subclock Operation by Using the Multi-clock Function

The multi-clock function is for switching between main-clock operation and subclock operation. When the CK32K bit of the SUBCKR is set to 1, operation switches from the main clock to the subclock at the end of the current bus cycle, regardless of the setting of the SCKCR. In subclock operation, the system clock ($I\phi$), peripheral-module clock ($P\phi$), and external-bus clock ($P\phi$) are all run from the 32.768-kHz subclock.

When the CK32K bit of the SUBCKR is set to 0 during subclock operation, operation switches from the subclock to the main clock at the end of the current bus cycle.

Operation or stopping of the main-clock oscillator during subclock operation can be selected by the setting of the EXSTP bit in the SUBCKR.

In the same way as during main-clock operation, executing a SLEEP instruction while the SSBY bit of the SBYCR is set to 1 during subclock operation initiates a transition to the software-standby mode. When a transition to software-standby mode is made during subclock operation, the operating clock after release from software-standby mode can be selected by the WAKE32K bit of the SUBCKCR. The WAKE32 bit is set to 1 in this sample application, so operation after release from software-standby mode is subclock operation.

3.3 Software Standby Mode

3.3.1 Transition to Software Standby Mode

If a SLEEP instruction is executed when the SSBY bit in SBYCR is set to 1, software standby mode is entered. In this mode, the CPU, on-chip peripheral functions, and oscillator all stop. However, the contents of the CPU's internal registers, on-chip RAM data, and the states of on-chip peripheral functions other than the SCI, and the states of the I/O ports, are retained. Whether the address bus and bus control signals are placed in the high-impedance state or retain the output state can be specified by the OPE bit in SBYCR. In this mode the oscillator stops, allowing power consumption to be significantly reduced.

3.3.2 Release from Software-Standby Mode

Interrupts from the NMI pin and pins IRQ0 to IRQ11, the 32K-timer interrupt (IRQ15 interrupt), and the active signals on the RES pin and STBY pin all drive release from software-standby mode.

- Release by the 32K-timer interrupt (IRQ15 interrupt)
 - When a 32K-timer interrupt (IRQ15 interrupt) request is input, the clock starts to oscillate. After the time determined by the setting of the STS4 to STS0 bits in the SBYCR has elapsed, the stabilized clock signal is supplied throughout the IC, which is released from software-standby mode and then starts interrupt-exception processing.

In cases where release from software-standby mode is to be by a 32K-timer interrupt (IRQ15 interrupt), ensure that bit IRQ15E in the IER and bit SSI15 in the SSIER are both set to 1 and that no interrupts with a priority higher than that of the 32K-timer interrupt (IRQ15 interrupt) will be generated. If interrupts are masked on the CPU side or the interrupt has been set as an initiating source for the DTC, release from software-standby mode will still not be possible.



3.3.3 Setting Oscillation Settling Time after Clearing Software Standby Mode

Bits STS4 to STS0 in SBYCR should be set as described below.

states, which is determined by STS4 to 0 (= B'00110).

- Using a crystal oscillator
 Set bits STS4 to STS0 so that the standby time is longer than the oscillation settling time.
 When the crystal oscillator frequency in sub clock mode (Pφ) = 32.768 kHz, a recommended standby time is 512
- 2. Using an external clock A PLL circuit settling time is necessary. Refer to table 23.2 to set the standby time.



4. Description of Operation

The timing of operations in the sample application is shown in figure 2. As an explanation of figure 2, table 2 gives details of hardware and software processing at the numbered points.




Figure 2 Operation of TCNT32K and the Software Counters



Table 2 Details of Processing

	Hardware Processing	Software Processing
1	Power-on reset	Initial settings
		(a) Settings for the 32K-timer interrupt (IRQ15 interrupt)
		(b) Setting the overflow period for TCNT32K to 1 s
		(c) Software-standby mode setting
		For details, see 5. Description of Software.
2	Start of counting by TCNT32K	No processing
3	32K-timer interrupts	32K-interrupt (IRQ15 interrupt) processing
	(a) Overflow of TCNT32K	(a) Clearing the IRQ15 status flag
	(b) Setting of IRQ15 status flag	(b) Counting up by the clock counters (TIME structure) in on-chip RAM

5. Description of Software

5.1 Operating Environment

Table 3 Operating Environment

Item	Details			
Development tool	High-performance Embedded Workshop Ver. 4.03.00			
C/C++ compiler	H8, H8/300 Series C/C++ Compiler Ver. 6.02.00 from Renesas Technology			
	Option settings			
	-cpu=h8sxa:24:md, -code = machinecode, -optimize=1, -regparam=3			
	-speed=(register, shift, struct, expression)			
Optimizing linkage	Optimizing Linkage Editor Ver. 9.03.00 from Renesas Technology			
editor	Option settings: None			

Table 4 Section Settings

Address	Section Name	Description
H'001000	Р	Program area
H'FF2000	В	Non-initialized data area (on-chip RAM area)

Table 5 Interrupt- and Exception-Processing Vector Tables

Requesting Source	Vector Number	Vector Table Address	Destination Interrupt Function
Reset	0	H'000000	init
IRQ15	79	H'000013C	irq15_int



5.2 Description of Functions

The functions of the sample application are outlined in table 6. The hierarchy of calls is shown in figure 3.

Table 6 List of Functions

Function	Description
int	Initialization routine
	Releases required modules from the module-stop state, makes clock settings, and calls function main.
main	Main routine
	Sets the TM32K overflow period to one second and sets the 32K timer interrupt (IRQ15 interrupt). Also initiates the transition to software-standby mode after counting by the 32K timer has started.
irq15_int	Processing for the 32K timer interrupt (IRQ15 interrupt)
	Clears the IRQ15 interrupt flag, and stores the time in the SEC, MIN, and HOUR members of the TIME structure.




Figure 3 Hierarchical Structure of Function Calls

5.3 RAM Usage

Table 7 RAM Usage

Туре	Variable Name	Description	Used in (Functions)
unsigned char	TIME.HOUR	Hours counter of the TIME structure	main, irq15_int
		Range: 0 to 23 (1 byte)	
unsigned char	TIME.MIN	Minutes counter of the TIME structure	main, irq15_int
		Range: 0 to 59 (1 byte)	
unsigned char	TIME.SEG	Seconds counter of the TIME structure	main, irq15_int
		Range: 0 to 59 (1 byte)	



5.4 Description of Functions

5.4.1 Function init

1. Functional overview

Initialization routine. Releases the required modules from module-stop mode, makes clock settings, and calls the main function.

2. Arguments

None

3. Return value

None

4. Description of employed internal registers

The internal registers used in the sample application are listed below. Note that the settings below are for this sample task and are not the initial values.

• Mo	ode control regist	er (MDCR)		Number of bits: 16 Address: H'FFFDC0
Bit	Bit Name	Setting	R/W	Description
15	MDS7	*	R	Indicates the value set by mode pin (MD3).
				When MDCR is read, the input level on the MD3 pin is
				latched. This latching is released by a reset.
11	MDS3	*	R	Mode Select 3 to 0
10	MDS2	*	R	These bits indicate the operating mode selected by the mode
9	MDS1	*	R	pins (MD2 to MD0) (see table 8).
8	MDS0	*	R	When MDCR is read, the signal levels input on pins MD2 to
				MD0 are latched into these bits. These latches are released
				by a reset.

Note: * Determined by pins MD3 to MD0.

Table 8 Setting of Bits MDS3 to MDS0

MCU	Pins			MDCR	MDCR			
Operating Mode	MD2	MD1	MD0	MDS3	MDS2	MDS1	MDS0	
2	0	1	0	1	1	0	0	
4	1	0	0	0	0	1	0	
5	1	0	1	0	0	0	1	
6	1	1	0	0	1	0	1	
7	1	1	1	0	1	0	0	

H8SX Family Using the 32K Timer in Subclock Operation as a 24-hour Clock

• Sys	• System clock control register (SCKCR)			Number of bits: 16 Address: H'FFFDC4
Bit	Bit Name	Setting	R/W	Description
10	ICK2	0	R/W	System Clock (Iφ) Select
9	ICK1	0	R/W	These bits select the frequency of the system clock provided to
8	ICK0	1	R/W	the CPU, DMAC, and DTC.
				001: Input clock × 2
6	PCK2	0	R/W	Peripheral Module Clock (Pφ) Select
5	PCK1	0	R/W	These bits select the frequency of the peripheral module clock.
4	PCK0	1	R/W	001: Input clock × 2
2	BCK2	0	R/W	External Bus Clock (Βφ) Select
1	BCK1	0	R/W	These bits select the frequency of the external bus clock.
0	BCK0	1	R/W	001: Input clock × 2

• MSTPCRA, MSTPCRB, and MSTPCRC control the module stop state. Setting a bit to 1 makes the corresponding module enter the module stop state, while clearing the bit to 0 clears the module stop state.


Module stop control register A (MSTPCRA				RA) Number of bits: 16 Address: H'FFFDC8
Bit	Bit Name	Setting	R/W	Target Module
15	ACSE	0	R/W	All-Module-Clock-Stop Mode Enable
				Enables/disables all-module-clock-stop mode for reducing current
				consumption by stopping the bus controller and I/O ports
				operations when the CPU executes the SLEEP instruction after
				the module stop state has been set for all the on-chip peripheral
				modules controlled by MSTPCR.
				0: All-module-clock-stop mode disabled.
				1: All-module-clock-stop mode enabled.
13	MSTPA13	1	R/W	DMA controller (DMAC)
12	MSTPA12	1	R/W	Data transfer controller (DTC)
9	MSTPA9	1	R/W	8-bit timers (TMR_3 and TMR_2)
8	MSTPA8	1	R/W	8-bit timers (TMR_1 and TMR_0)
5	MSTPA5	1	R/W	D/A converter (channels 1 and 0)
3	MSTPA3	1	R/W	A/D converter (unit 0)
0	MSTPA0	0	R/W	16-bit timer pulse unit (TPU channels 5 to 0)

 Modu 	ule stop contro	ol register B	(MSTPCR	B) Number of bits: 16	Address: H'FFFDCA
Bit	Bit Name	Setting	R/W	Target Module	
15	MSTPB15	1	R/W	Programmable pulse generator (PPG)	
12	MSTPB12	1	R/W	Serial communications interface_4 (SCI_4)	
10	MSTPB10	1	R/W	Serial communications interface_2 (SCI_2)	
9	MSTPB9	1	R/W	Serial communications interface_1 (SCI_1)	
8	MSTPB8	1	R/W	Serial communications interface_0 (SCI_0)	
7	MSTPB7	1	R/W	I ² C bus interface 1 (IIC_1)	
6	MSTPB6	1	R/W	I ² C bus interface 0 (IIC_0)	

Using the 32K Timer in Subclock Operation as a 24-hour Clock

 Mo 	dule stop contro	ol register C	(MSTPCR	Number of bits: 16 Address: H'FFFDCC
Bit	Bit Name	Setting	R/W	Target Module
15	MSTPC15	1	R/W	Serial communications interface_5 (SCI_5), (IrDA)
14	MSTPC14	1	R/W	Serial communications interface_6 (SCI_6)
13	MSTPC13	1	R/W	8-bit timer (TMR_4, TMR_5)
12	MSTPC12	1	R/W	8-bit timer (TMR_6, TMR_7)
11	MSTPC11	1	R/W	Universal serial bus interface (USB)
10	MSTPC10	1	R/W	Cyclic redundancy check
4	MSTPC4	0	R/W	On-chip RAM_4 (H'FF2000 to H'FF3FFF)
3	MSTPC3	0	R/W	On-chip RAM_3 (H'FF4000 to H'FF5FFF)
2	MSTPC2	0	R/W	On-chip RAM_2 (H'FF6000 to H'FF7FFF)
1	MSTPC1	0	R/W	On-chip RAM_1 (H'FF8000 to H'FF9FFF)
0	MSTPC0	0	R/W	On-chip RAM_0 (H'FFA000 to H'FFBFFF)

5. Flowchart





5.4.2 Function main

1. Functional overview

Main routine. Sets the overflow period for TM32K to one second and sets the 32K-timer interrupt (IRQ15 interrupt). After starting the 32K timer, initiates a transition to software-standby mode.

2. Arguments

None

3. Return value

None

4. Description of internal registers used

The internal registers used in the sample application are listed below. Note that the settings below are for this sample task and are not the initial values.

• Ti	mer control registe	er_3 (TCR32)	K)	Number of bits: 8 Address: H'FFFA	ъВС
Bit	Bit Name	Setting	R/W	Description	
5	TME	0/1	R/W	Timer Enable	
				When this bit is set to 1, TCNT32K starts counting. When this is cleared, TCNT32K stops counting and is initialized to H'00.	oit
2	OSC32STP*	0	R/W	32-kHz Oscillator Stop	
				0: Starts the 32-kHz oscillator	
				1: Stops the 32-kHz oscillator	
1	CKS1	1	R/W	Clock Select 1, 0	
0	CKS0	0	R/W	Select the clock source to be input to TCNT32K. The overflow cycle for SUBCK = 32.768 kHz is indicated in parentheses. 00: Clock SUBCK/32 (cycle: 250 ms) 01: Clock SUBCK/64 (cycle: 500 ms) 10: Clock SUBCK/128 (cycle: 1 s) 11: Clock SUBCK/512 (cycle: 2 s)	

Note: * When the CK32K bit in SUBCKCR is 1, 1 cannot be written to this bit.

• Timer control register_3 (TCR32K) Number of bits: 8 Address: H'FFFABD Function: TCR32K is a readable up-counter. When the TME bit in the timer control register (TCR32K) is 0, TCNT32K is initialized to H'00.

• Sof	ftware standby r	elease IRQ	enable re	gister (SSIER)	Number of bits: 16	Address: H'FFFBCE
Bit	Bit Name	Setting	R/W	Description		
15	SSI15	0	R/W	Software Standby	Release IRQ Setting	
				mode. 0: An IRQ15 requal: 1: When an IR15	e IRQ15 interrupt used to le est is not sampled in software request occurs in software ware standby mode after thed	are standby mode standby mode, this



H8SX Family Using the 32K Timer in Subclock Operation as a 24-hour Clock

• IR	Q sense control:	register H (I	SCRH)	Number of bits: 16 Address: H'FFFD68
Bit	Bit Name	Setting	R/W	Description
15	IRQ15SR	0	R/W	IRQ15 Sense Control Rise
14	IRQ15SF	1	R/W	IRQ15 Sense Control Fall
				IRQ15 is used as the 32KOVI interrupt in the TM32K.
				Make settings so that IRQ15 is generated on falling edge of IRQ15.
				01: Interrupt request generated on falling edge of IRQ15

• Sta	• Standby control register (SBYCR)			Number of bits: 16 Address: H'FFFDC6
Bit	Bit Name	Setting	R/W	Description
15	SSBY	0	R/W	Software Standby
				Specifies the transition mode after executing the SLEEP instruction
				0: Shifts to sleep mode after the SLEEP instruction is executed
				 Shifts to software standby mode after the SLEEP instruction is executed
				This bit remains the reset state when clearing the software standby
				mode by using external interrupts and shifting to normal operation.
				For clearing, write 0 to this bit. When the WDT is used as the
				watchdog timer, the setting of this bit is disabled. In this case, a transition is always made to sleep mode or all-module-clock-stop
				mode after the SLEEP instruction is executed. When the SLPIE bit
				is set to 1, this bit should be cleared to 0.
12	STS4	0	R/W	Standby Timer Select 4 to 0
11	STS3	0	R/W	These bits select the time the MCU waits for the clock to settle
10	STS2	1	R/W	when software standby mode is cleared by an external interrupt or
9	STS1	1	R/W	when a transition is made from the subclock operation to the main
8	STS0	0	R/W	clock operation. For a crystal oscillator, make a selection according
				to the operating frequency so that the standby time is longer than
				the oscillation settling time. With an external clock, a PLL circuit settling time is necessary.
				While oscillation is being settled, the timer is counted on the
				P\(\phi\) clock frequency. Careful consideration is required in multi-clock
				mode.
				00110: Standby time = 512 states (Setting time in the case of subclock frequency (P ϕ) = 32.768 kHz)

H8SX Family


Using the 32K Timer in Subclock Operation as a 24-hour Clock

	bclock control re	•		Number of bits: 8 Address: H'FFFDC
Bit	Bit Name	Setting	R/W	Description
2	EXSTP	1	R/W	Main Clock Oscillation Stop
				0: The main clock oscillator and PLL remain active during subcloc
				operation, but are stopped in standby mode.
				1: The main clock oscillator and PLL are stopped during subclock
				operation.
1	WAKE32K	1	R/W	Wakeup Clock Select
				Selects the operating clock for use as the system clock when
				transition has been made from subclock operation to software
				standby mode and then the CPU returns from the software standby mode by an interrupt.
				0: On leaving software standby mode, the main clock is the
				operating clock.
				1: On leaving software standby mode, the subclock is the
				operating clock. This setting is valid when bit 0 (CK32K) is 1.
0	CK32K	1	R/W	Subclock Select
			0: The system clock ($I\phi$), peripheral module clock ($P\phi$), and	
				external bus clock (Βφ) operate on the main clock.
				1: The system clock (Iφ), peripheral module clock (Pφ), and
				external bus clock (B ϕ) operate on the subclock.
				When the OSC32STP bit in TCR32K is 1, 1 cannot be written to
				this bit. This bit is cleared to 0 when clearing software standby
				mode while the value of WAKE32K is 0. Dummy read of this bit
				must be performed twice immediately after this bit is written to.
_				
	Q enable register			Number of bits: 16 Address: H'FFFF3
Bit	Bit Name	Setting	R/W	Description
15	IRQ15E	1	R/W	IRQ15 Enable
				IRQ15 is internally connected to the 32KOVI interrupt in the TM32K.
				0: IRQ15 interrupt disabled
				1: IRQ15 interrupt enabled

 IRQ) status register	(ISR)		Number of bits: 16 Address: H'FFFF36
Bit	Bit Name	Setting	R/W	Description
15	IRQ15F	0	R/(W)*	[Setting condition]
				 When the interrupt selected by ISCR occurs [Clearing conditions]
				Writing 0 after reading 1
				 When IRQ15 interrupt exception handling is executed while falling-edge sensing is selected

Note: * Only 0 can be written, to clear the flag.

5. Flowchart





5.4.3 Function irq15_int

1. Functional overview

Processing routine for 32K-timer interrupts (IRQ15 interrupt processing). Clears the IRQ15 interrupt flag and stores the time in the SEC, MIN, and HOUR members of the TIME structure.

2. Arguments

None

3. Return value

None

4. Description of internal registers used


The internal registers used in the sample application are listed below. Note that the settings below are for this sample task and are not the initial values.

IRQ) status register	(ISR)		Number of bits: 16 Address: H'FFF	FF36
Bit	Bit Name	Setting	R/W	Description	
15	IRQ15F	0	R/(W)*	[Setting condition]	
				 When the interrupt selected by ISCR occurs 	
				[Clearing conditions]	
				 Writing 0 after reading 1 	
				When IRQ15 interrupt exception handling is executed whil	е
				falling-edge sensing is selected	

Note: * Only 0 can be written, to clear the flag.

• Subo	clock control re	egister (SUE	CKCR)	Number of bits: 8	Address: H'FFFDCF
Bit	Bit Name	Setting	R/W	Description	
0	CK32K	1	R/W	Subclock Select	
				0: The system clock (Iφ), peripheral module c external bus clock (Bφ) operate on the ma	
				 The system clock (Iφ), peripheral module c external bus clock (Bφ) operate on the sub 	
				When the OSC32STP bit in TCR32K is 1, 1 of this bit. This bit is cleared to 0 when clearing	
				mode while the value of WAKE32K is 0. Dum must be performed twice immediately after the	

5. Flowchart





6. Documents for Reference

- Hardware Manual
 H8SX/1663 Group Hardware Manual
 The most up-to-date versions of these documents are available on the Renesas Technology Website.
- Technical News/Technical Update
 The most up-to-date information is available on the Renesas Technology Website.



Website and Support

Renesas Technology Website http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry csc@renesas.com

Revision Record

		Descript	escription		
Rev.	Date	Page	Summary		
1.00	Mar.21.08	_	First edition issued		

All trademarks and registered trademarks are the property of their respective owners.



Notes regarding these materials

- 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life
 - Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2008. Renesas Technology Corp., All rights reserved.