Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



M306H3MC-XXXFP/FCFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA ACQUISITION CONTROLLER

REJ03B0086-0100Z Rev.1.00 2004.03.23

1. DESCRIPTION

The M306H3MC-XXXFP/FCFP is single-chip microcomputer using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and is packaged in a 116-pin plastic molded QFP. This single-chip microcomputer operates using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, this is capable of executing instructions at high speed. This also features a built-in data acquisition circuit, making this correspondence to Teletext broadcasting service.

1.1 Features

Memory capacity	<rom>128K bytes</rom>
	<ram>5K bytes</ram>
• Shortest instruction execution time	100 ns (f(XIN)=10 MHz)
Supply voltage	4.75 V to 5.25V(at f(XIN)=10 MHz)
	2.60V to 5.25V(at f(XCIN)=32kHz, only in low power dissipation mode)
• Interrupts	25 internal and 8 external interrupt sources, 4 software
	interrupt sources; 7 levels (Including key input interrupt)
Multifunction 16-bit timer	
• Serial I/O	
	UART/clock synchronous: 3
	Clock synchronous: 2
	•
• DMAC	2 channels (trigger: 24 sources)
A-D converter	8 bits X 8 channels (Expandable up to 10 channels)
CRC calculation circuit	1 circuit
Watchdog timer	1 line
Programmable I/O	87 lines
• Input port	
Output port	1 port (P11 shared with SLICEON pin)
Chip select output	4 lines
Clock generating circuit	2 built-in circuits
	(built-in feedback resistor and external ceramic or crystal oscillator)
Data acquisition circuit	For PDC, VPS, EPG-J, XDS and WSS
Data abquibition birout	o 50, v. 0, L. 0 0, A.50 and v.00

1.2 Applications

DVD recorder, HDD recorder

Table of contents

1.	DESCRIPTION	1
	1.1 Features	1
	1.2 Applications	1
	1.3 Pin Configuration	3
	1.4 Performance Outline	4
	1.5 Block Diagram	6
2.	OPERATION OF FUNCTIONAL BLOCKS	10
	2.1 Memory	10
	2.2 Central Processing Unit (CPU)	11
	2.3 Reset	13
	2.4 Processor Mode	23
	2.5 Clock Generating Circuit	39
	2.6 Protection	56
	2.7 Interrupt	57
	2.8 Watchdog Timer	75
	2.9 DMAC	77
	2.10 Timer	87
	2.11 Serial I/O	108
	2.12 A-D Converter	158
	2.13 CRC Calculation Circuit	175
	2.14 Expansion Function	177
	2.15 Programmable I/O Ports	237
3.	ELECTRICAL CHARACTERISTICS	249
4.	FLASH MEMORY VERSION	270
	4.1 Flash Memory Performance	270
	4.2 Memory Map	272
	4.3 Software Commands	284
5.	PACKAGE OUTLINE	299
6.	USAGE NOTES	300
7.	DIFFELENCES BETWEEN M306H3MC-XXXFP/F	CFF
	AND M306H2MC-XXXFP/FCFP	317

1.3 Pin Configuration

Figures 1.3.1 shows the pin configuration (top view).




Figure 1.3.1 Pin configuration (top view)

1.4 Performance Outline

Table 1.4.1 is a performance outline.

Table 1.4.1 Performance outline

	Item	Performance		
Number of basic instructions		91 instructions		
Shortest instruction execution time		100 ns (f(BCLK)= 10MHz, Vcc= 4.75V to 5.25V)		
Memory	ROM	128K bytes		
capacity	RAM	5K bytes		
I/O port	P0 to P10 (except P85)	8 bits x 10, 7 bits x 1		
Input port	P85	1 bit x 1 (NMI pin level judgment)		
Output	P11	1 bit x 1		
Multifunction	timer			
	Output	16 bits x 5 channels (TA0, TA1, TA2, TA3, TA40)		
	Input	16 bits x 6 channels (TB0, TB1, TB2, TB3, TB4, TB5)		
Serial I/O		3 channels (UART0, UART1, UART2)		
		UART, clock synchronous, I ² C bus ¹ (option ³), or IE bus ² (option ³)		
		2 channels (SI/O3, SI/O4)		
		Clock synchronous		
A-D converter	r	8 bits x (8 + 2) channels		
DMAC		2 channels (trigger: 24 sources)		
CRC calculati		CRC-CCITT		
Watchdog tim	ner	15 bits x 1 (with prescaler)		
Interrupt		25 internal and 8 external sources, 4 software sources, 7 levels		
Clock genera	tion circuit	2 circuits		
		Main clock (These circuits contain a built-in feedback)		
		• Sub-clock fresistor and external ceramic or crystal oscillator) ⁴		
Power supply v	voltage	4.75 V to 5.25 V (at f(XIN)=10MHz)		
		2.60 V to 5.25 V (at f(XCIN)=32MHz, only low-power comsumption)		
Flash memory	Program/erase voltage	5.0 V ± 0.25 V		
	Number of program/erase	100 times		
Operating ambient temperature –20 to 70 °C		-20 to 70 °C		
Device configuration		CMOS high performance silicon gate		
Package		116-pin plastic mold QFP		
Data acquisition	Slice RAM	864 bytes (48 X 18 X 8-bit)		
	Data acquisition circuit	Corresponts to PDC, VPS, EPG-J, XDS and WSS		

Notes:

- 1. I²C Bus is a registered trademark of Koninklijke Philips Electronics N.V.
- 2. IE Bus is a registered trademark of NEC Electronics Corporation.
- 3. If you desire this option, please so specify.
- 4. If you use Dara acquisition, use external crystal oscillator.

Figure 1.4.2 Product table

Type No.	ROM capacity	RAM capacity	Package type	Remarks
M306H3MC-XXXFP	Mask RON		Mask ROM version	
M306H3FCFP	120K byles	on bytes	HOFOA-A	Flash Memory version




Figure 1.4.1 Type No, Memory Size, and Package

1.5 Block Diagram

Figure 1.5.1 is a block diagram.




Figure 1.5.1 Block diagram

Table 1.5.1 Pin Description

Pin name	Signal name	I/O type	Function
Vcc, Vss	Power supply input		Apply 4.75 V to 5.25 V to the Vcc pin. Apply 0 V to the Vss pin.
CNVss	CNVss	Input	This pin switches between processor modes. Connect this pin to Vss pin when after a reset you want to start operation in single-chip mode (memory expansion mode) or the Vcc pin when starting operation in microprocessor mode.
RESET	Reset input	Input	"L" on this input resets the microcomputer.
XIN	Clock input	Input	These pins are provided for the main clock generating circuit input/
Хоит	Clock output	Output	output. Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
BYTE	External data bus width select input	Input	This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". Connect this pin to the Vss when single-chip mode.
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vcc.
AVss	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vss.
VREF	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter.
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. This port has an input/output select direction register, allowing each pin in that port to be directed for input or output individually. If any port is set for input, selection can be made for it in a program whether or not to have a pull-up resistor in 4 bit units. This selection is unavailable in memory extension and microprocessor modes. This port can function as input pins for the A-D converter when so selected in a program.
Do to D7		Input/output	When set as a separate bus, these pins input and output data (Do to D7)
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as INT interrupt input pins as selected by software.
D8 to D15		Input/output	When set as a separate bus, these pins input and output data (D8 to D15)
P20 to P27	I/O port P2	Input/output	This is an 8-bit I/O port equivalent to P0. This port can function as input pins for the A-D converter when so selected in a program.
Ao to A7		Output	These pins output 8 low-order address bits (Ao to A7).
A0/D0 to A7/D7		Input/output	If the external bus is set as an 8-bit wide multiplexed bus, these pins input and output data (D ₀ to D ₇) and output 8 low-order address bits (A ₀ to A ₇) separated in time by multiplexing.
Ao, A1/Do to A7/D6		Output Input/output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (Do to D6) and output address (A1 to A7) separated in time by multiplexing. They also output address (A0).
P30 to P37	I/O port P3	Input/output	This is an 8-bit I/O port equivalent to P0.
A8 to A15		Output	These pins output 8 middle-order address bits (A8 to A15).
A8/D7, A9 to A15		Input/output Output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9 to A15).
P40 to P47	I/O port P4	Input/output	This is an 8-bit I/O port equivalent to P0.
CS0 to CS3, A16 to A19		Output Output	These pins output CSo to CS3 signals and A16 to A19. CSo to CS3 are chip select signals used to specify an access space. A16 to A19 are 4 high-order address bits.

Table 1.5.2 Pin Description

Pin name	Signal name	I/O type	Function
WRL / WR, WRH / BHE, RD, BCLK, HLDA, HOLD, ALE, RDY	I/O port P5	Output Output Output Output Output Output Output Input Output	This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by program. Output WRL, WRH (WR and BHE), RD, BCLK, HLDA, and ALE signals. WRL and WRH, and BHE and WR can be switched using program. WRL, WRH, and RD selected With a 16-bit external data bus, data is written to even addresses when the WRL signal is "L" and to the odd addresses when the WRH signal is "L". Data is read when RD is "L". WR, BHE, and RD selected Data is written when WR is "L". Data is read when RD is "L". Odd addresses are accessed when BHE is "L". Use this mode when using an 8-bit external data bus. While the input level at the HOLD pin is "L", the microcomputer is placed in the hold state. While in the hold state, HLDA outputs a "L" level. ALE is used to latch the address. While the input level of the RDY pin is "L", the microcomputer is in the wait state.
P60 to P67	I/O port P6	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as UART0 and UART1 I/O pins as selected by program.
P70 to P77	I/O port P7	Input/output	This is an 8-bit I/O port equivalent to P0 (P70 and P71 are N channel open-drain output). This port can function as input/output pins for timers A0 to A3 when so selected in a program. Furthermore, P70 to P75, P71, and P72 to P75 can also function as input/output pins for UART2, an input pin for timer B5, and output pins for the three-phase motor control timer, respectively.
P80 to P84, P86, P87, P85	I/O port P8	Input/output Input/output Input/output Input	P80 to P84, P86, and P87 are I/O ports with the same functions as P0. When so selected in a program, P80 to P81 and P82 to P84 can function as input/output pins for timer A4 or output pins for the three-phase motor control timer and INT interrupt input pins, respectively. P86 and P87, when so selected in a program, both can function as input/output pins for the subclock oscillator circuit. In that case, connect a crystal resonator between P86 (XCOUT pin) and P87 (XCIN pin). P85 is an input-only port shared with NMI. An NMI interrupt is generated when input on this pin changes state from high to low. The NMI function cannot be disabled in a program. A pull-up cannot be set for this pin.
P90 to P97	I/O port P9	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as SI/O3, 4 I/O pins, Timer B0 to B4 input pins, A-D converter extended input pins, A-D trigger input pins, or remote control input pins as selected by program.
P100 to P107	I/O port P10	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as A-D converter input pins as selected by program. Furthermore, P104 to P107 also function as input pins for the key input interrupt function.
P11	Output port P11	Output	This is a 1-bit output-only port. Pins in this port also function as SLICEON output pins as selected by program.

Table 1.5.3 Pin Description

Pin name	Signal name	I/O type	Function
VDD2, VSS2	Power supply input		Analog power supply pin. Apply 4.75 V to 5.25 V to the VDD2 pin. Apply 0 V to the Vss2 pin
VDD3, VSS3	Power supply input		Analog power supply pin. Apply 4.75 V to 5.25 V to the VDD3 pin. Apply 0 V to the Vss3 pin
SVREF	Synchronous slice level input	Input	When slice the vertical synchronous signal, input slice power.
CVIN1	Composite video signal input 1	Input	This pin inputs the external composite video signal. Data slices this signal internally by setting.
SYNCIN	Composite video signal input 2	Input	This pin inputs the external composite video signal. Synchronous devides this signal internally.
START	Oscillation selection input	Input	This pin selects the oscillation circuit. XIN-XOUT circuit is selected when this pin is "H"; XCIN-XCOUT circuit is selected when this pin is "L".
LP2	Filter output 1	Output	This is a filter output pin 1 (for fsc).
LP3	Filter output 2	Output	This is a filter output pin 2 (for VPS).
LP4	Filter output 3	Output	This is a filter output pin 3 (for PDC).
FSCIN	fsc input pin for synchronous signal generation	Input	Sub-carrier (fsc) input pin for synchronous signal generation.
M1	Mode selection input (M1 input)	Input	In the flash memory version, connect this pin to the Vcc when use microprocessor mode or memory expansion mode. Connect it to the Vss when use standard serial I/O mode (single-chip mode). In the mask ROM version, connect this pin to the Vss or the Vcc.
TEST1	Test input	Input	This is a test pin. Connect a condencer.
TEST2	Test input	Input	This is a test pin. Connect this pin to the Vss.

2. OPERATION OF FUNCTIONAL BLOCKS

2.1 Memory

Figure 2.1.1 is a memory map of M306H3MC-XXXFP/FCFP. The address space extends the 1M bytes from address 0000016 to FFFFF16.

The internal ROM is allocated in a lower address direction beginning with address FFFF16. An internal ROM of M306H3MC-XXXFP/FCFP is allocated to the addresses from E000016 to FFFFF16.

The fixed interrupt vector table is allocated to the addresses from FFFDC16 to FFFF16. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 0040016. An internal RAM of M306H3MC-XXXFP/FCFP is allocated to the addresses from 0040016 to 017FF16. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SRF is allocated to the addresses from 0000016 to 003FF16. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE0016 to FFFDB16. This vector is used by the JMPS or JSRS instruction. For details, refer to the "M16C/60 and M16C/20 Series Software Manual."

In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.




Figure 2.1.1. Memory Map

2.2 Central Processing Unit (CPU)

Figure 2.2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 2.2.1. Central Processing Unit Register

(1) Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

(2) Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

(3) Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

(4) Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

(5) Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

(6) User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

(7) Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

(8) Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

• Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

• Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

• Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.

2.3 Reset

There are three types of resets: a hardware reset, a software reset, and an watchdog timer reset.

2.3.1 Hardware Reset

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 2.3.1). The oscillation circuit is initialized and the main clock starts oscillating. When the input level at the RESET pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The internal RAM is not initialized. If the RESET pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate.

Figure 2.3.1 shows the example reset circuit. Figure 2.3.2 shows the reset sequence. Table 2.3.1 shows the statuses of the other pins while the RESET pin is "L". Figure 2.3.3 shows the CPU register status after reset. Refer to "SFR" for SFR status after reset.

- 1. When the power supply is stable
- (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
- (2) Supply a clock for 20 cycles or more to the XIN pin.
- (3) Apply an "H" signal to the RESET pin.
- 2. Power on
- (1) Apply an "L" signal to the RESET pin.
- (2) Let the power supply voltage increase until it meets the recommended operating condition.
- (3) Wait td(P-R) or more until the internal power supply stabilizes.
- (4) Supply a clock for 20 cycles or more to the XIN pin.
- (5) Apply an "H" signal to the RESET pin.




Figure 2.3.1. Example Reset Circuit

2.3.2 Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector.

Select the main clock for the CPU clock source, and set the PM03 bit to "1" with main clock oscillation satisfactorily stable.

At software reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

2.3.3 Watchdog Timer Reset

Where the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector.

At watchdog timer reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.




Figure 2.3.2. Reset Sequence

Table 2.3.1. Pin Status When RESET Pin Level is "L"

	Status				
Pin name	ONIV/on V/on	CNVss = Vcc (Note)			
	CNVss = Vss	BYTE = Vss	BYTE = VCC		
P0	Input port	Data input	Data input		
P1	Input port	Data input	Input port		
P2, P3, P40 to P43	Input port	Address output (undefined)	Address output (undefined)		
P44	Input port	CS0 output ("H" is output)	CS0 output ("H" is output)		
P45 to P47	Input port	Input port (Pulled high)	Input port (Pulled high)		
P50	Input port	WR output ("H" is output)	WR output ("H" is output)		
P51	Input port	BHE output (undefined)	BHE output (undefined)		
P52	Input port	RD output ("H" is output)	RD output ("H" is output)		
P53	Input port	BCLK output	BCLK output		
P54	Input port	HLDA output (The output value depends on the input to the HOLD pin)	HLDA output (The output value depends on the input to the HOLD pin)		
P55	Input port	HOLD input	HOLD input		
P56	Input port	ALE output ("L" is output)	ALE output ("L" is output)		
P57	Input port	RDY input	RDY input		
P6, P7, P80 to P84, P86, P87, P9, P10	Input port	Input port	Input port		
P11	Output port	Output port	Output port		

Note: Connect the M1 pin to the Vcc in the flash memory version of microcomputer.

This is the state after internal power supply voltage is stabilized after a power supply voltage. It is undefined until internal power supply voltage is stabilized.




Figure 2.3.3. CPU Register Status After Rreset

2.3.4 SFR

Address	Register	Symbol	After reset
000016	· ·		
000116			
000216			
000316			
000416	Processor mode register 0 (Not	e 2) PM0	000000002(the CNVss pin is "L") 000000112(the CNVss pin is "H" (Note 5))
000516	Processor mode register 1	PM1	000010002
000616	System clock control register 0	CM0	010010002(the START pin is "H" (Note 4))
000716	System clock control register 1	CM1	001000002
000816	Chip select control register	CSR	00000012
000916	Address match interrupt enable register	AIER	XXXXXX002
000A16	Protect register	PRCR	XX0000002
000B16			
000C16			
000D16			
000E16	Watchdog timer start register	WDTS	XX16
000F16	Watchdog timer control register	WDC	00XXXXXX2(Note 3)
001016	Address match interrupt register 0	RMAD0	0016
001116			0016
001216			X016
001316			
001416	Address match interrupt register 1	RMAD1	0016
001516			0016
001616			X016
001716			
001816			
0019 ₁₆			
	Chin pale at expansion control register	CSE	0046
001B ₁₆ 001C ₁₆	Chip select expansion control register	COE	0016
001D16	Drocopor mode register 2	DMO	VVV00000
001E ₁₆ 001F ₁₆	Processor mode register 2	PM2	XXX000002
002016	DMA0 source pointer	SAR0	XX16
002016	DiviAo source politici	JAKO	XX16
002116			XX16
002316			7000
002416	DMA0 destination pointer	DAR0	XX16
002516	Diff to document points	571110	XX16
002616			XX16
002716			7000
002816	DMA0 transfer counter	TCR0	XX16
002916			XX16
002A16			
002B16			
002C16	DMA0 control register	DM0CON	00000X002
002D16			
002E16			
002F ₁₆			
003016	DMA1 source pointer	SAR1	XX16
003116			XX16
003216			XX16
003316			1000
003416	DMA1 destination pointer	DAR1	XX16
003516			XX16
003616 003716			XX16
	DIMA:		NOV.
003816	DMA1 transfer counter	TCR1	XX16
003916 003A16			XX16
003A16 003B16			
003B16 003C16	DMA4 control revieter	DMACON	000000000
003C16 003D16	DMA1 control register	DM1CON	00000X002
003D16			
003E16			

Note 1: The blank areas are reserved and cannot be accessed by users.

Note 2: The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.

Note 3: The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program.

Note 4: 011110002 when the START pin is "L."

Note 5: The CNVss pin and the M1 pin are "H" in the flash memory version.

X : Undefined

Address	Register	Symbol	After reset
004016	- J	- 7	
004116			
004216			
004316			
004416	INT3 interrupt control register	INT3IC	XX00X0002
004516	Timer B5/SLICE ON interrupt control register	TB5IC TB4IC, U1BCNIC	XXXXX0002
004616	Timer B4/Remote control interrupt control register, UART1 BUS collision detection interrupt control register	1B4IC, U1BCNIC	XXXXX0002
004716	Timer B3/HINT interrupt control register, UART0 BUS collision detection interrupt control register	TB3IC, U0BCNIC	XXXXX0002
004816	SI/O4 interrupt control register (S4IC), INT5 interrupt control register	S4IC, INT5IC	XX00X0002
004916	SI/O3 interrupt control register, INT4 interrupt control register	S3IC INT4IC	XX00X0002
004A16	UART2 Bus collision detection interrupt control register	BCNIC	XXXXX0002
004B16	DMA0 interrupt control register	DM0IC	XXXXX0002
004C16	DMA1 interrupt control register	DM1IC	XXXXX0002
004D16	Key input interrupt control register	KUPIC	XXXXX0002
004E16	A-D conversion interrupt control register	ADIC	XXXXX0002
004F16	UART2 transmit interrupt control register	S2TIC	XXXXX0002
005016	UART2 receive interrupt control register	S2RIC	XXXXX0002
0051 ₁₆ 0052 ₁₆	UARTO transmit interrupt control register	SOTIC	XXXXX0002
005216	UART0 receive interrupt control register UART1 transmit interrupt control register	S0RIC S1TIC	XXXXX0002 XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002 XXXXXX0002
005516	Timer A0 interrupt control register	TAOIC	XXXXX0002 XXXXX0002
005616	Timer A1 interrupt control register	TA1IC	XXXXX0002
005716	Timer A2 interrupt control register	TA2IC	XXXXX0002
005816	Timer A3 interrupt control register	TA3IC	XXXXX0002
005916	Timer A4 interrupt control register	TA4IC	XXXXX0002
005A16	Timer B0 interrupt control register	TB0IC	XXXXX0002
005B ₁₆	Timer B1 interrupt control register	TB1IC	XXXXX0002
005C16	Timer B2 interrupt control register	TB2IC	XXXXX0002
005D16	INTO interrupt control register	INTOIC	XX00X0002
005E ₁₆	INT1 interrupt control register	INT1IC	XX00X0002
	INT2 interrupt control register	INT2IC	XX00X0002
006016 006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816			
006916			
006A16			
006B ₁₆			
006C16			
006E16			
006F16			
007016			
007116			
007216			
007316			· · · · · · · · · · · · · · · · · · ·
007416			
007516			
007616			
007716			
007816			
007916 007A16			
007A16			
007B16			
007D16			
007E16			
007F16			

Note :The blank areas are reserved and cannot be accessed by users.

X : Undefined

Address	Register		Symbol	After reset
008016				
008116				
008316				
008416				
008516				
008616				
≈				Ŕ
01B016				
01B116				
01B216 01B316				
01B416				
01B516	Flash memory control register 1	(Note 2)	FMR1	0X00XX0X2
01B616 01B716	Flash memory control register 0	(Note 2)	FMR0	XX0000012
01B716	Address match interrupt register 2	(NOIE Z)	RMAD2	0016
01B916	Address mater interrupt register 2		TOWN OF	0016
01BA ₁₆				X016
01BB16 01BC16	Address match interrupt enable register 2		AIER2	XXXXXXX002
01BC16	Address match interrupt register 3		RMAD3	0016 0016
01BE ₁₆				X016
01BF16				
-≈				≈
020E16 020F16	Slice RAM address control register		SA	0016
021016 021116	Slice RAM data control register		SD	0016
021216 021316	Address control register for CRC registers		CA	0016
021416 021516	Data control register for CRC registers		CD	0016
021616 021716	Address control register for extended registers		DA	0016
021816 021916	Data control register for extended registers		DD	0016
021A ₁₆ 021B ₁₆	Humming 8/4 register		HM8	0016
021C ₁₆ 021D ₁₆	Humming 24/18 register 0		HM0	0016
021E ₁₆ 021F ₁₆	Humming 24/18 register 1		HM1	0016
025016				
≈ _				≈
025916				
025A16				
025B ₁₆ 025C ₁₆				
025D16				
025E16	Peripheral clock select register		PCLKR	000000112
025F16 ≈				======================================
033016				
033116				
033316				
033416				
033516 033616				
033716				
033816				
033916				
033A ₁₆				
033C16				
033D16				
033E16				
033F16	he blank areas are reserved and cannot be accessed by users.			

Note 1: The blank areas are reserved and cannot be accessed by users. Note 2: This register is included in the flash memory version.

X : Undefined

Address	Register	Symbol	After reset
034016	Timer B3, 4, 5 count start flag	TBSR	000XXXXX2
034116			
034216			
034316			
034416 034516			
034516			
034616			
034816			
034916			
034A16			
034B ₁₆			
034C ₁₆			
034D16			
034E ₁₆			
034F16			
035016	Timer B3 register	TB3	XX16
035116	T. D		XX16
035216 035316	Timer B4 register	TB4	XX16
035316	Timer B5 register	TB5	XX16 XX16
035516	Timer bo register	165	XX16 XX16
035616			7/10
035716			
035816			
035916			
035A16			
035B ₁₆	Timer B3 mode register	TB3MR	00XX00002
035C16	Timer B4 mode register	TB4MR	00XX00002
035D16	Timer B5 mode register	TB5MR	00XX00002
035E16	Interrupt cause select register 2	IFSR2A IFSR	00XXXXXX2
035F16 036016	Interrupt cause select register SI/O3 transmit/receive register	S3TRR	0016 XX16
036116	Si/OS transmivreceive register		AA10
036216	SI/O3 control register	S3C	010000002
036316	SI/O3 bit rate generator	S3BRG	XX16
036416	SI/O4 transmit/receive register	S4TRR	XX16
036516	_		
036616	SI/O4 control register	S4C	010000002
036716	SI/O4 bit rate generator	S4BRG	XX16
036816			
036916			
036A16			
036B ₁₆ 036C ₁₆	UART0 special mode register 4	U0SMR4	0016
036D16	UARTO special mode register 3	U0SMR3	000X0X0X2
036E16	UART0 special mode register 2	U0SMR2	X00000002
036F16	UART0 special mode register	U0SMR	X0000002
037016	UART1 special mode register 4	U1SMR4	0016
037116	UART1 special mode register 3	U1SMR3	000X0X0X2
037216	UART1 special mode register 2	U1SMR2	X00000002
037316	UART1 special mode register	U1SMR	X00000002
037416	UART2 special mode register 4	U2SMR4	0016
037516	UART2 special mode register 3 UART2 special mode register 2	U2SMR3 U2SMR2	000X0X0X2 X00000002
037616	UART2 special mode register 2 UART2 special mode register	U2SMR2 U2SMR	X00000002 X00000002
0377 ₁₆ 0378 ₁₆	UART2 special mode register UART2 transmit/receive mode register	U2MR	0016
037816	UART2 transmit/receive mode register UART2 bit rate generator	U2BRG	XX16
037A16	UART2 transmit buffer register	U2TB	XXXXXXXXX2
037B ₁₆			XXXXXXXXX2
037C ₁₆	UART2 transmit/receive control register 0	U2C0	000010002
037D ₁₆	UART2 transmit/receive control register 1	U2C1	000000102
037E16	UART2 receive buffer register	U2RB	XXXXXXXX2
037F16			XXXXXXXX2

Note: The blank areas are reserved and cannot be accessed by users. X: Undefined

Address	Register	Symbol	After reset
038016	Count start flag	TABSR	0016
038116	Clock prescaler reset flag	CPSRF	0XXXXXXX2
038216	One-shot start flag	ONSF	0016
038316	Trigger select register	TRGSR	0016
038416	Up-down flag	UDF	0016
038516			
038616	Timer A0 register	TA0	XX16
038716	Time 7 to register		XX16
038816	Timer A1 register	TA1	XX16
038916	Timot 711 Togisto.		XX16
038A ₁₆	Timer A2 register	TA2	XX16
038B ₁₆	·····o·· / La regiote:		XX16
038C ₁₆	Timer A3 register	TA3	XX16
038D ₁₆	Timer As register	1/1/3	XX16 XX16
038E16	Timer A4 register	TA4	XX16
038F16	Timor 74 register	17.4	XX16
039016	Timer B0 register	TB0	XX16
039116	Timer be register	100	XX16 XX16
039216	Timer P1 register	TB1	XX16
039216	Timer B1 register	IBI	XX16 XX16
039316	Timer B2 register	TB2	XX16 XX16
039416	Timor DZ register	102	XX16 XX16
039516	Timer A0 mode register	TAOMR	0016
039616	Timer A0 mode register Timer A1 mode register	TA1MR	0016
039716	<u> </u>	TA2MR	
039916	Timer A2 mode register Timer A3 mode register	TA3MR	0016 0016
	· · · · · · · · · · · · · · · · · · ·	_	
039A16	Timer A4 mode register	TA4MR	0016
039B16	Timer B0 mode register	TB0MR	00XX00002
039C16	Timer B1 mode register	TB1MR	00XX00002
039D16	Timer B2 mode register	TB2MR	00XX00002
039E16			
039F16			
03A016	UART0 transmit/receive mode register	UOMR	0016
03A116	UART0 bit rate generator	U0BRG	XX16
03A216	UART0 transmit buffer register	U0TB	XXXXXXXX2
03A316			XXXXXXXX2
03A416	UART0 transmit/receive control register 0	U0C0	000010002
03A516	UART0 transmit/receive control register 1	U0C1	000000102
03A616	UART0 receive buffer register	U0RB	XXXXXXXX2
03A716			XXXXXXXX2
03A816	UART1 transmit/receive mode register	U1MR_	0016
03A916	UART1 bit rate generator	U1BRG	XX16
03AA16	UART1 transmit buffer register	U1TB	XXXXXXXX2
03AB ₁₆		11100	XXXXXXXX2
03AC16	UART1 transmit/receive control register 0	U1C0	000010002
03AD16	UART1 transmit/receive control register 1	U1C1	000000102
03AE16	UART1 receive buffer register	U1RB	XXXXXXXX2
03AF16			XXXXXXXX2
03B016	UART transmit/receive control register 2	UCON	X00000002
03B116	·		
03B216			
03B316			
03B416			
03B516			
03B616			
03B716			
03B816	DMA0 request cause select register	DM0SL	0016
03B916			
03BA ₁₆	DMA1 request cause select register	DM1SL	0016
03BB16	· · · · · · · · · · · · · · · · · · ·	_	
03BC16	CRC data register	CRCD	XX16
03BD16	Cita data regional	0.00	XX16 XX16
03BE16	CRC input register	CRCIN	XX16
03BF16	One input regioter	- CINOIIN	70010
0001 10		+	1

Note : The blank areas are reserved and cannot be accessed by users. \boldsymbol{X} : Undefined

Address	Register	Symbol	After reset		
03C016	A-D register 0	AD0	XXXXXXXX2		
03C116	•				
03C216	A-D register 1	AD1 XXXXXXXX2			
03C316 03C416	A-D register 2	AD2 XXXXXXXX2			
03C516	T-D Tegister 2	7,000,000			
03C616	A-D register 3	AD3	XXXXXXXX2		
03C716					
03C816 03C916	A-D register 4	AD4	XXXXXXXX2		
03C916 03CA16	A-D register 5	AD5	XXXXXXXX2		
03CB16	77 D Togister 0	7.DO	70000000		
03CC16	A-D register 6	AD6	XXXXXXXX2		
03CD16	A.D	457	10000000		
03CE16 03CF16	A-D register 7	AD7	XXXXXXXX2		
03D016					
03D116					
03D216					
03D316 03D416	A-D control register 2	ADCON2	0016		
03D416 03D516	A-D COULTON TEGISTER 2	ADCONZ	0010		
03D616	A-D control register 0	ADCON0	00000XXX2		
03D716	A-D control register 1	ADCON1	0016		
03D816					
03D916 03DA16					
03DB16					
03DC16					
03DD16					
03DE16 03DF16					
03E016	Port P0 register	P0	XX16		
03E116	Port P1 register	P1	XX16		
03E216	Port P0 direction register	PD0	0016		
03E316	Port P1 direction register	PD1 P2	0016 XX16		
03E416 03E516	Port P2 register Port P3 register	P3	XX16		
03E616	Port P2 direction register	PD2	0016		
03E716	Port P3 direction register	PD3	0016		
03E816	Port P4 register	P4	XX16		
03E916 03EA16	Port P5 register Port P4 direction register	P5 PD4	XX16 0016		
03EB16	Port P5 direction register	PD5	0016		
03EC16	Port P6 register	P6	XX16		
03ED16	Port P7 register	P7	XX16		
03EE16 03EF16	Port P6 direction register Port P7 direction register	PD6 PD7	0016 0016		
03EF16 03F016	Port P7 direction register Port P8 register	P8	XX16		
03F116	Port P9 register	P9	XX16		
03F216	Port P8 direction register	PD8	00X000002		
03F316	Port P9 direction register	PD9	0016		
03F4 ₁₆ 03F5 ₁₆	Port P10 register	P10	XX16		
03F616	Port P10 direction register	PD10	0016		
03F716					
03F816					
03F9 ₁₆ 03FA ₁₆					
03FA16 03FB16					
03FC16	Pull-up control register 0	PUR0	0016		
03FD16	Pull-up control register 1	PUR1	000000002 000000102 (Note 2)		
03FE16	Pull-up control register 2	PUR2	0016		
03FF16	Port control register	PCR	0016		

Note 1: The blank areas are reserved and cannot be accessed by users.

Note 2: At hardware reset 1 or hardware reset 2, the register is as follows:

• "000000002" where "L" is inputted to the CNVss pin

- "000000102" where "H" is inputted to the CNVss pin and the M1 pin (flash memory version of microcomputer)
 "000000102" where "H" is inputted to the CNVss pin (mask ROM version).

 At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:
 "000000102" where the PM01 to PM00 bits in the PM0 register are "002" (single-chip mode)
 "000000102" where the PM01 to PM00 bits in the PM0 register are "012" (memory expansion mode) or

- "112" (microprocessor mode)

X : Undefined

2.4 Processor Mode

(1) Types of Processor Mode

Three processor modes are available to choose from: single-chip mode, memory expansion mode, and microprocessor mode. Table 2.4.1 shows the features of these processor modes.

Table 2.4.1. Features of Processor Modes

Processor modes	Access space	Pins which are assigned I/O ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins
Memory expansion mode	SFR, internal RAM, internal ROM, external area (Note)	Some pins serve as bus control pins (Note)
Microprocessor mode	SFR, internal RAM, external area (Note)	Some pins serve as bus control pins (Note)

Note: Refer to "Bus".

(2) Setting Processor Modes

Processor mode is set by using the CNVss pin and the PM01 to PM00 bits in the PM0 register.

Table 2.4.2 shows the processor mode after hardware reset. Table 2.4.3 shows the PM01 to PM00 bit set values and processor modes.

In the flash memory version, after hardware reset, apply the CNVss pin and the M1 pin to VCC when use microprocessor. In the mask ROM version, after hardware reset, apply the CNVss pin to VCC when use microprocessor.

Table 2.4.2. Processor Mode After Hardware Reset

CNVss pin input level	Processor mode
Vss	Single-chip mode
Vcc (Note 1, Note 2)	Microprocessor mode

Note 1: If the microcomputer is reset in hardware by applying VCC to the CNVss pin and the M1 pin in the flash memory version (by applying VCC to the CNVss pin in the mask ROM version) the internal ROM cannot be accessed regardless of PM10 to PM00 bits.

Note 2: The multiplexed bus cannot be assigned to the entire CS space.


Table 2.4.3. PM01 to PM00 Bits Set Values and Processor Modes

PM01 to PM00 bits	Processor modes
002	Single-chip mode
012	Memory expansion mode
102	Must not be set
112	Microprocessor mode

Rewriting the PM01 to PM00 bits places the microcomputer in the corresponding processor mode regard-less of whether the input level on the CNVss pin is "H" or "L". Note, however, that the PM01 to PM00 bits cannot be rewritten to "012" (memory expansion mode) or "112" (microprocessor mode) at the same time the PM07 to PM02 bits are rewritten. Note also that these bits cannot be rewritten to enter microprocessor mode in the internal ROM, nor can they be rewritten to exit microprocessor mode in areas overlapping the internal ROM.

If the microcomputer is reset in hardware by applying Vcc to the CNVss pin and the M1 pin in the flash memory version (by applying Vcc to the CNVss pin in the mask ROM version), the internal ROM cannot be accessed regardless of PM01 to PM00 bits.

Figures 2.4.1 and 2.4.2 show the registers associated with processor modes. Figure 2.4.3 show the memory map in single chip mode.




Note 4: The PM01 to PM00 bits do not change at software reset, watchdog timer reset and oscillation stop

Note 5: In the flash memory version, the value is at the CNVss pin = Vcc and the M1 pin = Vcc. In the mask ROM version,

Figure 2.4.1. PM0 Register

the CNVss pin = Vcc.



- Note 1: Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable).
- Note 2: For the mask ROM version, this bit must be set to "0"
 - The PM10 bit is automatically set to "1" when the FMR01 bit in the FMR0 register is "1" (CPU rewrite mode).
- Note 3: Effective when the PM01 to PM00 bits are set to "012" (memory expansion mode) or "112" (microprocessor mode).
- Note 4: PM12 bit is set to "1" by writing a "1" in a program. (Writing a "0" has no effect.)
- Note 5: When PM17 bit is set to "1" (with wait state), one wait state is inserted when accessing the internal RAM, internal ROM, or an external area. If the CSiW bit (i = 0 to 3) in the CSR register is "0" (with wait state), the CSi area is always accessed with one or more wait states regardless of whether the PM17 bit is set or not. Where the RDY signal is used or multiplex bus is used, set the CSiW bit to "0" (with wait state).
- Note 6: The PM13 bit is automatically set to "1" when the FMR01 bit in the FMR0 register is "1" (CPU rewrite mode).
- Note 7: The access area is changed by the PM13 bit as listed in the table below.

Access area		PM13=0	PM13=1		
Internal RAM		Up to addresses 0040016 to 03FFF16 (15 Kbytes)	The entire area is usable		
	ROM	Up to addresses D000016 to FFFFF16 (192 Kbytes)	The entire area is usable		
External		Addresses 0400016 to 07FFF16 are usable	Addresses 0400016 to 07FFF16 are reserved		
		Addresses 8000016 to CFFFF16 are usable	Addresses 8000016 to CFFFF16 are reserved		

Figure 2.4.2. PM1 Register




Figure 2.4.3. Memory Map in Single Chip Mode

2.4.1 Bus

During memory expansion or microprocessor mode, some pins serve as the bus control pins to perform data input/output to and from external devices. These bus control pins include Ao to A19, Do to D15, $\overline{\text{CSO}}$ to $\overline{\text{CS3}}$, $\overline{\text{RD}}$, $\overline{\text{WRL/WR}}$, $\overline{\text{WRH/BHE}}$, ALE, $\overline{\text{RDY}}$, $\overline{\text{HOLD}}$, $\overline{\text{HLDA}}$ and BCLK.

Bus Mode

The bus mode, either multiplexed or separate, can be selected using the PM05 to PM04 bits in the PM0 register.

Separate Bus

In this bus mode, data and address are separate.

Multiplexed Bus

In this bus mode, data and address are multiplexed.

- When the input level on BYTE pin is high (8-bit data bus)
 Do to D7 and A0 to A7 are multiplexed.
- When the input level on BYTE pin is low (16-bit data bus)

Do to D7 and A1 to A8 are multiplexed. D8 to D15 are not multiplexed. Do not use D8 to D15.

External buses connecting to a multiplexed bus are allocated to only the even addresses of the micro-computer. Odd addresses cannot be accessed.

2.4.2 Bus Control

The following describes the signals needed for accessing external devices and the functionality of software wait.

(1) Address Bus

The address bus consists of 20 lines, Ao to A19. The address bus width can be chosen to be 12, 16 or 20 bits by using the PM06 bit in the PM0 register and the PM11 bit in the PM1 register. Table 2.4.4 shows the PM06 and PM11 bit set values and address bus widths.

Table 2.4.4. PM06 and PM11 Bits Set Value and Address Bus Width

Set value(Note)	Pin function	Address bus wide	
PM11=1	P34 to P37	12 bits	
PM06=1	P40 to P43		
PM11=0	A12 to A15	16 bits	
PM06=1	P40 to P43		
PM11=0	A12 to A15	20 bits	
PM06=0	A16 to A19		

Note 1: No values other than those shown above can be set.

When processor mode is changed from single-chip mode to memory extension mode, the address bus is indeterminate until any external area is accessed.

(2) Data Bus

When input on the BYTE pin is high(data bus is 8 bits wide), 8 lines Do to D7 comprise the data bus; when input on the BYTE pin is low(data bus is 16 bits wide), 16 lines Do to D15 comprise the data bus. Do not change the input level on the BYTE pin while in operation.

(3) Chip Select Signal

The chip select (hereafter referred to as the \overline{CSi}) signals are output from the \overline{CSi} (i = 0 to 3) pins. These pins can be chosen to function as I/O ports or as \overline{CS} by using the CSi bit in the CSR register. Figure 2.4.4 shows the CSR register.

During 1 Mbyte mode, the external area can be separated into up to 4 by the \overline{CSi} signal which is output from the \overline{CSi} pin. Figure 2.4.5 shows the example of address bus and \overline{CSi} signal output in 1 Mbyte mode. Figure 2.4.6 to 2.4.7 show \overline{CS} area in 1 Mbyte mode.




Figure 2.4.4. CSR Register

Example 1


To access the external area indicated by $\overline{\text{CSj}}$ in the next cycle after accessing the external area indicated by $\overline{\text{CSi}}$


The address bus and the chip select signal both change state between these two cycles.

Example 2

To access the internal ROM or internal RAM in the next cycle after accessing the external area indicated by $\overline{\text{CSi}}$

The chip select signal changes state but the address bus does not change state





Example 3


To access the external area indicated by $\overline{\text{CSi}}$ in the next cycle after accessing the external area indicated by the same $\overline{\text{CSi}}$

The address bus changes state but the chip select signal does not change state

Example 4

Not to access any area (nor instruction prefetch generated) in the next cycle after accessing the external area indicated by CSi

Neither the address bus nor the chip select signal changes state between these two cycles



Note: These examples show the address bus and chip select signal when accessing areas in two successive cycles. The chip select bus cycle may be extended more than two cycles depending on a combination of these examples.

Shown above is the case where separate bus is selected and the area is accessed for read without wait states. i = 0 to 3, j = 0 to 3 (not including i, however)

Figure 2.4.5. Example of Address Bus and CSi Signal Output in 1 Mbyte Mode




Figure 2.4.6. CS Area in 1 Mbyte Mode (PM13=0)




Figure 2.4.7. CS Area in 1 Mbyte Mode (PM13=1)

(4) Read and Write Signals

When the data bus is 16 bits wide, the read and write signals can be chosen to be a combination of \overline{RD} , \overline{BHE} and \overline{WR} or a combination of \overline{RD} , \overline{WRL} and \overline{WRH} by using the PM02 bit in the PM0 register. When the data bus is 8 bits wide, use a combination of \overline{RD} , \overline{WR} and \overline{BHE} .

Table 2.4.5 shows the operation of \overline{RD} , \overline{WRL} , and \overline{WRH} signals. Table 2.4.6 shows the operation of operation of \overline{RD} , \overline{WR} , and \overline{BHE} signals.

Table 2.4.5. Operation of RD, WRL and WRH Signals

Data bus width	RD	WRL	WRH	Status of external data bus
4C hit	L	Н	Н	Read data
16-bit (BYTE pin input	Н	L	Н	Write 1 byte of data to an even address
= "L")	Н	Н	L	Write 1 byte of data to an odd address
ĺ	Н	L	L	Write data to both even and odd addresses

Table 2.4.6. Operation of RD, WR and BHE Signals

Data bus width	RD	WR	BHE	A0	Status of external data bus
	Н	L	L	Н	Write 1 byte of data to an odd address
	L	Н	L	Н	Read 1 byte of data from an odd address
16-bit	Н	L	Н	L	Write 1 byte of data to an even address
(BYTE pin input	L	Н	Н	L	Read 1 byte of data from an even address
= "L")	Н	L	L	L	Write data to both even and odd addresses
	L	Н	L	L	Read data from both even and odd addresses
8-bit (BYTE pin	Н	L	— (Note)	H or L	Write 1 byte of data
input = "H")	L	Н	— (Note)	H or L	Read 1 byte of data

Note: Do not use.

(5) ALE Signal

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.




Figure 2.4.8. ALE Signal, Address Bus, Data Bus

(6) The RDY Signal

This signal is provided for accessing external devices which need to be accessed at low speed. If input on the \overline{RDY} pin is asserted low at the last falling edge of BCLK of the bus cycle, one wait state is inserted in the bus cycle. While in a wait state, the following signals retain the state in which they were when the \overline{RDY} signal was acknowledged.

Ao to A19, Do to D15, CS0 to CS3, RD, WRL, WRH, WR, BHE, ALE, HLDA

Then, when the input on the \overline{RDY} pin is detected high at the falling edge of BCLK, the remaining bus cycle is executed. Figure 2.4.9 shows example in which the wait state was inserted into the read cycle by the \overline{RDY} signal. To use the \overline{RDY} signal, set the corresponding bit (CS3W to CS0W bits) in the CSR register to "0" (with wait state). When not using the \overline{RDY} signal, process the \overline{RDY} pin as an unused pin.




Figure 2.4.9. Example in which Wait State was Inserted into Read Cycle by RDY Signal

(7) Hold Signal

This signal is used to transfer control of the bus from the CPU or DMAC to an external circuit. When the input on \overline{HOLD} pin is pulled low, the microcomputer is placed in a hold state after the bus access then in process finishes. The microcomputer remains in the hold state while the \overline{HOLD} pin is held low, during which time the \overline{HLDA} pin outputs a low-level signal.

Table 2.4.7 shows the microcomputer status in the hold state.

Bus-using priorities are given to $\overline{\text{HOLD}}$, DMAC, and CPU in order of decreasing precedence. However, if the CPU is accessing an odd address in word units, the DMAC cannot gain control of the bus during two separate accesses.

HOLD > DMAC > CPU

Figure 2.4.10. Bus-using Priorities

Table 2.4.7. Microcomputer Status in Hold State

Ite	m	Status	
BCLK		Output	
A ₀ to A ₁₉ , D ₀ to D ₁₅ , CSO to CS3,	RD, WRL, WRH, WR, BHE	High-impedance	
I/O ports P0, P1, P3, P4(Note 1)		High-impedance	
	P6 to P10	Maintains status when hold signal is received	
HLDA		Output "L"	
Internal peripheral circuits		ON (but watchdog timer stops)	
ALE signal		Undefined	

Note 1: When I/O port function is selected.

(8) BCLK Output

If the PM07 bit in the PM0 register is set to "0" (output enable), a clock with the same frequency as that of the CPU clock is output as BCLK from the BCLK pin. Refer to "CPU clock and pheripheral clock".

Table 2.4.8. Pin Functions for Each Processor Mode

Processor mode		Memor	Memory expansion mode					
PM05–PM04 bits		002(separate bus)		others are for 102(CS1 is for mu	012(CS2 is for multiplexed bus and others are for separate bus) 102(CS1 is for multiplexed bus and others are for separate bus)			
Data bus wi	dth	8 bits	16 bits	8 bits	16 bits	8 bits		
BYTE pin		"H"	"L"	"H"	"L"	"H"		
P00 to P07		Do to D7	Do to D7	Do to D7(Note 4)	Do to D7(Note 4)	I/O ports		
P10 to P17		I/O ports	D8 to D15	I/O ports	D8 to D15(Note 4)	I/O ports		
P20		Ao	Ao	Ao/Do(Note 2)	Ao	Ao/Do		
P21 to P27		A1 to A7	A1 to A7	A1 to A7/D1 to D7 (Note 2)	A1 to A7/D0 to D6 (Note 2)	A1 to A7/D1 to D7		
P30		A8	A8	A8	A8/D7(Note 2)	A8		
P31 to P33		A9 to A11	•	•		I/O ports		
P34 to P37	PM11=0	A12 to A15				I/O ports		
	PM11=1	I/O ports				!		
P40 to P43	PM06=0	A16 to A19	I/O ports					
	PM06=1	I/O ports	I/O ports					
P44	CS0=0	I/O ports						
	CS0=1	CS0						
P45	CS1=0	I/O ports						
	CS1=1	CS1						
P46	CS2=0	I/O ports						
	CS2=1	CS2						
P47	CS3=0	I/O ports						
	CS3=1	CS3						
P50	PM02=0	WR						
•	PM02=1	— (Note 3)	WRL	— (Note 3)	WRL	— (Note 3)		
P51	PM02=0	BHE	•	•		!		
ľ	PM02=1	— (Note 3)	WRH	— (Note 3)	WRH	— (Note 3)		
P52		RD						
P53		BCLK						
P54		HLDA						
P55		HOLD						
P56		ALE						
P57		RDY						

I/O ports: Function as I/O ports or peripheral function I/O pins.

Note 1: To set the PM01 to PM00 bits are set to "012" and the PM05 to PM04 bits are set to "112" (multiplexed bus assigned to the entire $\overline{\text{CS}}$ space), apply "H" to the BYTE pin (external data bus 8 bits wide). While the CNVss pin and the M1 pin are held "H" (= Vcc) in the flash memory version (the CNVSS pin is held "H" in the mask ROM version), do not rewrite the PM05 to PM04 bits to "112" after reset. If the PM05 to PM04 bits are set to "112" during memory expansion mode, P31 to P37 and P40 to P43 become I/O ports, in which case the accessible area for each $\overline{\text{CS}}$ is 256 bytes.

Note 2: In separate bus mode, these pins serve as the address bus.

Note 3: If the data bus is 8 bits wide, make sure the PM02 bit is set to "0" (RD, BHE, WR).

Note 4: When accessing the area that uses a multiplexed bus, these pins output an indeterminate value during a write.

(9) External Bus Status When Internal Area Accessed

Table 2.4.9 shows the external bus status when the internal area is accessed.

Table 2.4.9. External Bus Status When Internal Area Accessed

Item		SFR accessed	Internal ROM, RAM accessed
A0 to A19		Address output	Maintain status before accessed
			address of external area or SFR
D0 to D15	When read	High-impedance	High-impedance
	When write	Output data	Undefined
RD, WR, WR	RL, WRH	RD, WR, WRL, WRH output	Output "H"
BHE		BHE output	Maintain status before accessed
			status of external area or SFR
CS0 to CS3		Output "H"	Output "H"
ALE		Output "L"	Output "L"

(10) Software Wait

Software wait states can be inserted by using the PM17 bit in the PM1 register, the CS0W to CS3W bits in the CSR register, and the CSE register. The SFR area is unaffected by these control bits. This area is always accessed in 2 BCLK.

To use the RDY signal, set the corresponding CS3W to CS0W bit to "0" (with wait state). Figure 2.4.11 shows the CSE register. Table 2.4.10 shows the software wait related bits and bus cycles. Figure 2.4.12 and 2.4.13 show the typical bus timings using software wait.




Figure 2.4.11. CSE Register

Table 2.4.10. Bit and Bus Cycle Related to Software Wait

	and an interpretation and a decorption in the continue of the					
Area	Bus mode	PM1 register PM17 bit	CSR register CS3W bit (Note 1) CS2W bit (Note 1) CS1W bit (Note 1) CS0W bit (Note 1)	CSE register CSE31W to CSE30W bit CSE21W to CSE20W bit CSE11W to CSE10W bit CSE01W to CSE00W bit	Software wait	Bus cycle
SFR	_		_	_	_	2 BCLK cycle
Internal	_	0	_		No wait	1 BCLK cycle (Note 3)
RAM, ROM	_	1	_		1 wait	2 BCLK cycles
	Separate bus	0	1	002	No wait	1 BCLK cycle (read)
Separate bus						2 BCLK cycles (write)
			0	002	1 wait	2 BCLK cycles (Note 3)
	_	0	012	2 waits	3 BCLK cycles	
External area		_	0	102	3 waits	4 BCLK cycles
arca		1	1	002	1 wait	2 BCLK cycles
-		_	0	002	1 wait	3 BCLK cycles
	Multiplexed	_	0	012	2 waits	3 BCLK cycles
	bus (Note 2)	_	0	102	3 waits	4 BCLK cycles
		1	0	002	1 wait	3 BCLK cycles

Note 1: To use the \overline{RDY} signal, set this bit to "0" (with wait state).

Note 2: To access in multiplexed bus mode, set the corresponding bit of CS0W to CS3W to "0" (with wait state).

Note 3: After reset, the PM17 bit is set to "0" (without wait state), all of the CS0W to CS3W bits are set to "0" (with wait state), and the CSE register is set to "0016" (one wait state for $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$). Therefore, the internal RAM and internal ROM are accessed with no wait states, and all external areas are accessed with one wait state.




Figure 2.4.12. Typical Bus Timings Using Software Wait (1)




Figure 2.4.13. Typical Bus Timings Using Software Wait (2)

2.5 Clock Generation Circuit

The clock generation circuit contains two oscillator circuits as follows:

- (1) Main clock oscillation circuit
- (2) Sub clock oscillation circuit

Table 2.5.1 lists the clock generation circuit specifications. Figure 2.5.1 shows the clock generation circuit. Figures 2.5.2 to 2.5.4 show the clock-related registers.

Table 2.5.1. Clock Generation Circuit Specifications

Item	Main clock oscillation circuit	Sub clock oscillation circuit
Use of clock	CPU clock source Peripheral function clock source	CPU clock source Timer A, B's clock source
Clock frequency	0 to 10 MHz	32.768 kHz
Usable oscillator	Ceramic oscillator Crystal oscillator (Note 2)	Crystal oscillator
Pins to connect oscillator	XIN, XOUT	XCIN, XCOUT
Oscillation stop, restart function	Presence	Presence
Oscillator status after reset (Note)	Oscillating	Stopped
Other	Externally derived clock can be input	

Note 1. The state that the START pin is held "H" after reset is shown.

The state that the START pin is held "L" after reset is following.

Main clock oscillation circuit: Stoped Sub clock oscillation circuit: Oscillating

Note 2. If you use "2.14 Expansion Function (Data acquisition)", be sure to connect a crystal oscillator between the XIN and XOUT pins.





Figure 2.5.1. Clock Generation Circuit



- Note 1: Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable).
- Note 2: The CM03 bit is set to "1" (high) when the CM04 bit is set to "0" (I/O port) or the microcomputer goes to a stop mode.
- Note 3: This bit is provided to stop the main clock when the low power dissipation mode is selected. This bit cannot be used for detection as to whether the main clock stopped or not. To stop the main clock, the following setting is required:
 - (1) Set the CM07 bit to "1" (Sub-clock select) with the sub-clock stably oscillating.
 - (2) Set the CM05 bit to "1" (Stop).
- Note 4: During external clock input, only the clock oscillation buffer is turned off and clock input is accepted if the sub clock is not chosen as a CPU clock.
- Note 5: When CM05 bit is set to "1, the Xout pin goes "H". Furthermore, because the internal feedback resistor remains connected, the XIN pin is pulled "H" to the same level as Xout via the feedback resistor.
- Note 6: After seiting the CM04 bit to "1" (XCIN-XCOUT oscillator function), wait until the sub-clock oscillates stably before switching the CM07 bit from "0" to "1" (sub-clock).
- Note 7: When entering stop mode from high or middle speed mode, the CM06 bit is set to "1" (divide-by-8 mode).
- Note 8: The fc32 clock does not stop. During low speed or low power dissipation mode, do not set this bit to "1" (peripheral clock turned off when in wait mode).
- Note 9: To use a sub-clock, set this bit to "1". Also make sure ports P8 6 and P87 are directed for input, with no pull-ups.
- Note 10: When the PM21 bit of PM2 register is set to "1" (clock modification disable), writing to the CM02, CM05, and CM07 bits has no effect.
- Note 11: If the PM21 bit needs to be set to "1", set the CM07 bit to "0" (main clock) before setting it.
- Note 12: To use the main clock as the clock source for the CPU clock, follow the procedure below.
 - (1) Set the CM05 bit to "0" (oscillate).
 - (2) Wait until td(M-L) elapses or the main clock oscillation stabilizes, whichever is longer.
 - (3) Set the CM07 bit all to "0".
- Note 13: When the CM05 bit is set to "1" (main clock turned off), the CM06 bit is fixed to "1" (divide-by-8 mode) and the CM15 bit is fixed to "1" (drive capability high).
- Note 14: Keep in mind that the values after reset differ by the input voltage at the START pin.

Figure 2.5.2. CM0 Register





Figure 2.5.3. CM1 Register

Peripheral clock select register (Note) Symbol When reset Address **PCLKR** 025E₁₆ 000000112 0 0 0 0 0 Bit name **Function** Bit symbol RW Timers A, B clock select bit PCLK0 0:f2 (Clock source for the RW 1:f1 timers A and B SI/O clock select bit PCLK1 0 : f2SIO 1 : f1SIO (Clock source for UART0 RW to UART2, SI/O3, SI/O4) Reserved bit Must set to "0" RW (b7-b2)

Note: Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable).

Processor mode register 2 (Note 1)



Note 1: Write to this register after setting the PRC1 bit of PRCR register to "1" (write enable).

Note 2: Once this bit is set to "1", it cannot be cleared to "0" in a program.

Note 3: If the PM21 bit is set to "1," writing to the following bits has no effect.

CM02 bit of CM0 register

CM05 bit of CM0 register (main clock is not halted)

CM07 bit of CM0 register (CPU clock source does not change)

CM10 bit of CM1 register (stop mode is not entered)

Figure 2.5.4. PCLKR Register and PM2 Register

2.5.1 Oscillator Circuit

The following describes the clocks generated by the clock generation circuit.

Two oscillation circuits are built in the clock generating circuit, and a main clock or a sub clock can be chosen as a CPU clock by setup of the START pin after reset.

(1) Main Clock

This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 2.5.5 shows the examples of main clock connection circuit.

When the level on the START pin is "H", the main clock divided by 8 is selected for the CPU clock (Sub clock turned off) after reset.

The power consumption in the chip can be reduced by setting the CM05 bit of CM0 register to "1" (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock. In this case, XOUT goes "H". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor. Note that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to "1" without selecting sub clock fot the CPU clock. If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to "power control".




Figure 2.5.5. Examples of Main Clock Connection Circuit

(2) Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fc clock with the same frequency as that of the sub clock can be output from the CLKOUT pin.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the XCIN and XCOUT pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin. Figure 2.5.6 shows the examples of sub clock connection circuit.

When the level on the START pin is "H", the sub clock is turned off after reset. At this time, the feedback resistor is disconnected from the oscillator circuit.

To use the sub clock for the CPU clock, set the CM07 bit of CM0 register to "1" (sub clock) after the sub clock becomes oscillating stably.

When a START pin is "L", the sub clock (XCIN) divided by 8 becomes the CPU clock after reset (the main clock stops). When you use a main clock after this, please shift according to the procedure shown in Fig. 2.5.7.

During stop mode, all clocks including the sub clock are turned off. Refer to "power control".




Figure 2.5.6. Examples of Sub Clock Connection Circuit




Figure 2.5.7. Procedure to Use the Main Clock from the Sub Clock as CPU Clock Source

2.5.2 CPU Clock and Peripheral Function Clock

Two type clocks: CPU clock to operate the CPU and peripheral function clocks to operate the peripheral functions.

(1) CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock or sub clock.

If the main clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in CM0 register and the CM17 to CM16 bits in CM1 register to select the divide-by-n value.

When the level on the START pin is "H", the main clock divided by 8 provides the CPU clock after reset. During memory expansion or microprocessor mode, a BCLK signal with the same frequency as the CPU clock can be output from the BCLK pin by setting the PM07 bit of PM0 register to "0" (output enabled). Note that when entering stop mode from high or middle speed mode, or when the CM05 bit of CM0 register is set to "1" (main clock turned off) in low-speed mode, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode).

(2) Peripheral Function Clock(f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32)

These are operating clocks for the peripheral functions.

Of these, fi (i = 1, 2, 8, 32) and fisio are derived from the main clock by dividing them by i. The clock fi is used for timers A and B, and fisio is used for serial I/O. The f8 and f32 clocks can be output from the CLKOUT pin.

The fAD clock is produced from the main clock, and is used for the A-D converter.

When the WAIT instruction is executed after setting the CM02 bit of CM0 register to "1" (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the fi, fisio and fAD clocks are turned off.

The fc32 clock is produced from the sub clock, and is used for timers A and B. This clock can be used when the sub clock is on.

Clock Output Function

During single-chip mode, the f8, f32 or fc clock can be output from the CLKout pin. Use the CM01 to CM00 bits of CM0 register to select.

2.5.3 Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

(1) Normal Operation Mode

Normal operation mode is further classified into four modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock or sub clock, allow a sufficient wait time in a program until it becomes oscillating stably.

• High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is on, fc32 can be used as the count source for timers A and B.

Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

Low-speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock.

The fc32 clock can be used as the count source for timers A and B.

Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fc32 clock can be used as the count source for timers A and B.

Simultaneously when this mode is selected, the CM06 bit of CM0 register becomes "1" (divided by 8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divided by 8) mode is to be selected when the main clock is operated next.

(2) Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. Because the main clock and sub clock, are on, the peripheral functions using these clocks keep operating.

• Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO and fAD clocks are turned off when in wait mode, with the power consumption reduced that much. However, fC32 remains on.

• Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

• Pin Status During Wait Mode

Table 2.5.2 lists pin status during wait mode

Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of exit wait mode by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 2.5.2. Pin Status During Wait Mode

Pin		Memory expansion mode	Single-chip mode
		Microprocessor mode	
A ₀ to A ₁₉ , D ₀ to D ₁₅ , $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$,		Retains status before wait mode	
BHE			
RD, WR, WRL, V	VRH	"H"	
HLDA,BCLK		"H"	
ALE		"H"	
I/O ports		Retains status before wait mode	Retains status before wait mode
CLKout	When fc selected		Does not stop
	When f8, f32 selected		Does not stop when the CM02
			bit is "0".
			When the CM02 bit is "1", the
			status immediately prior to
			entering wait mode is main-
			tained.

Table 2.5.3. Interrupts to Exit Wait Mode

Interrupt	CM02=0	CM02=1
NMI interrupt	Can be used	Can be used
Serial I/O interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
key input interrupt	Can be used	Can be used
A-D conversion interrupt	Can be used in one-shot mode or single sweep mode	— (Do not use)
Timer A interrupt Timer B interrupt	Can be used in all modes	Can be used in event counter mode or when the count source is fC32
INT interrupt	Can be used	Can be used

Table 2.5.3 lists the interrupts to exit wait mode.

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

- 1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the periph eral function interrupt to be used to exit wait mode.
 - Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "0002" (interrupt disable).
- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit wait mode.
 In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt routine is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.

(3) Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc pins is VRAM or more, the internal RAM is retained.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- NMI interrupt
- Key interrupt
- INT interrupt
- Timer A, Timer B interrupt (when counting external pulses in event counter mode)
- Serial I/O interrupt (when external clock is seleted)

The internal oscillator circuit of expansion function (Data acquisition / humming function) stops oscillation when expansion register XTAL_VCO, PDC_VCO_ON, VPS_VCO_ON = "L".

• Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit of CM10 register is set to "1" (main clock oscillator circuit drive capability high).

• Pin Status in Stop Mode

Table 2.5.4 lists pin status during stop mode

• Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of stop mode by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disable) before setting the CM10 bit to "1".

If the microcomputer is to be moved out of stop mode by a peripheral function interrupt, set up the following before setting the CM10 bit to "1".

- 1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.
 - Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".
- 2. Set the I flag to "1".
- Enable the peripheral function whose interrupt is to be used to exit stop mode.
 In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt service routine is executed.

Which CPU clock will be used after exiting stop mode by a peripheral function or $\overline{\text{NMI}}$ interrupt is determined by the CPU clock that was on when the microcomputer was placed into stop mode as follows:

If the CPU clock before entering stop mode was derived from the sub clock: sub clock If the CPU clock before entering stop mode was derived from the main clock: main clock divide-by-8

Table 2.5.4. Pin Status in Stop Mode

Pin		Memory expansion mode Microprocessor mode	Single-chip mode
A_0 to A_{19} , D_0 to D_{15} , \overline{CSO} to $\overline{CS3}$,		Retains status before stop mode	
BHE			
RD, WR, WRL, WRH		"H"	
HLDA, BCLK		"H"	
ALE		"H"	
I/O ports		Retains status before stop mode	Retains status before stop mode
CLKout	When fc selected		"H"
	When f8, f32 selected		Retains status before stop mode

Figure 2.5.8 shows the state transition from normal operation mode to stop mode and wait mode. Figure 2.5.9 shows the state transition in normal operation mode.




Figure 2.5.8. State Transition to Stop Mode and Wait Mode




Figure 2.5.9. State Transition in Normal Mode

2.5.4 System Clock Protective Function

When the main clock is selected for the CPU clock source, this function disables the clock against modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit of PM2 register is set to "1" (clock modification disabled), the following bits are protected against writes:

- CM02, CM05, and CM07 bits in CM0 register
- CM10, CM11 bits in CM1 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit of CM0 register is "0" (main clock oscillating) and CM07 bit is "0" (main clock selected for the CPU clock source):

- (1) Set the PRC1 bit of PRCR register to "1" (enable writes to PM2 register).
- (2) Set the PM21 bit of PM2 register to "1" (disable clock modification).
- (3) Set the PRC1 bit of PRCR register to "0" (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is "1".

2.6 Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 2.6.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1 and PCLKR registers
- Registers protected by PRC1 bit: PM0, PM1 and PM2 registers
- Registers protected by PRC2 bit: PD9, S3C and S4C registers

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0 and PRC1 bits are not automatically cleared to "0" by writing to any address. They can only be cleared in a program.




Figure 2.6.1. PRCR Register

2.7 Interrupts

2.7.1 Type of Interrupts

Figure 2.7.1 shows types of interrupts.




Figure 2.7.1. Interrupts

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **can be changed** by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag
 (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.

2.7.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.

2.7.3 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

(1) Special Interrupts

Special interrupts are non-maskable interrupts.

• NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. For details about the $\overline{\text{NMI}}$ interrupt, refer to the section "NMI interrupt".

DBC Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to the section "watchdog timer".

• Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD3 register that corresponds to one of the AIER register's AIER0 or AIER1 bit or the AIER2 register's AIER20 or AIER21 bit which is "1" (address match interrupt enabled). For details about the address match interrupt, refer to the section "address match interrupt".

(2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in Table 2.7.2. For details about the peripheral functions, refer to the description of each peripheral function in this manual.

2.7.4 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 2.7.2 shows the interrupt vector.




Figure 2.7.2. Interrupt Vector

Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC16 to FFFFF16. Table 2.7.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to the section "flash memory rewrite disabling function".

Table 2.7.1. Fixed Vector Tables

Interrupt source	Vector table addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction	M16C/60, M16C/20
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction	series software
BRK instruction	FFFE416 to FFFE716	If the contents of address FFFE716 is FF16, program execution starts from the address shown by the vector in the relocatable vector table.	maual
Address match	FFFE816 to FFFEB16		Address match interrupt
Single step (Note)	FFFEC16 to FFFEF16		
Watchdog timer	FFFF016 to FFFF316		Watchdog timer
DBC (Note)	FFFF416 to FFFF716		
NMI	FFFF816 to FFFFB16		NMI interrupt
Reset	FFFFC16 to FFFFF16		Reset

Note: Do not normally use this interrupt because it is provided exclusively for use by development support tools.

• Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. Table 2.7.2 lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

Table 2.7.2. Relocatable Vector Tables

Interrupt source	Vector address (Note 1) Address (L) to address (H)	Software interrupt number	Reference	
BRK instruction (Note 5)	+0 to +3 (000016 to 000316)	0	M16C/60, M16C/20	
(Reserved)		1 to 3	series software manual	
ĪNT3	+16 to +19 (001016 to 001316)	4	INT interrupt	
Timer B5/SLICE ON (Note 7)	+20 to +23 (001416 to 001716)	5	Timer	
Timer B4/Remote control, UART1 bus collision detect (Note 4/Note 6/Note 7)	+24 to +27 (001816 to 001B16)	6	Timer Serial I/O	
Timer B3/HINT, UART0 bus collision detect (Note 4/Note 6/Note 7)	+28 to +31 (001C ₁₆ to 001F ₁₆)	7	Serial I/O	
SI/O4, INT5 (Note 2)	+32 to +35 (002016 to 002316)	8	INT interrupt	
SI/O3, INT4 (Note 2)	+36 to +39 (002416 to 002716)	9	Serial I/O	
UART 2 bus collision detection	+40 to +43 (002816 to 002B16)	10	Serial I/O	
DMA0	+44 to +47 (002C16 to 002F16)	11		
DMA1	+48 to +51 (003016 to 003316)	12	DMAC	
Key input interrupt	+52 to +55 (003416 to 003716)	13	Key input interrupt	
A-D	+56 to +59 (003816 to 003B16)	14	A-D convertor	
UART2 transmit, NACK2 (Note 3)	+60 to +63 (003C16 to 003F16)	15		
UART2 receive, ACK2 (Note 3)	+64 to +67 (004016 to 004316)	16		
UART0 transmit, NACK0(Note 3)	+68 to +71 (004416 to 004716)	17		
UART0 receive, ACK0 (Note 3)	+72 to +75 (004816 to 004B16)	18	Serial I/O	
UART1 transmit, NACK1(Note 3)	+76 to +79 (004C16 to 004F16)	19		
UART1 receive, ACK1 (Note 3)	+80 to +83 (005016 to 005316)	20		
Timer A0	+84 to +87 (005416 to 005716)	21		
Timer A1	+88 to +91 (005816 to 005B16)	22		
Timer A2	+92 to +95 (005C16 to 005F16)	23		
Timer A3	+96 to +99 (006016 to 006316)	24		
Timer A4	+100 to +103 (006416 to 006716)	25	Timer	
Timer B0	+104 to +107 (006816 to 006B16)	26		
Timer B1	+108 to +111 (006C16 to 006F16)	27		
Timer B2	+112 to +115 (007016 to 007316)	28		
INT0	+116 to +119 (007416 to 007716)	29		
INT1	+120 to +123 (007816 to 007B16)	30	INT interrupt	
INT2	+124 to +127 (007C16 to 007F16)	31	intollapt	
Software interrupt (Note 5)	+128 to +131 (008016 to 008316) to +252 to +255 (00FC16 to 00FF16)	32 to 63	M16C/60, M16C/20 series software manual	

Note 1: Address relative to address in INTB.

Note 2: Use the IFSR register's IFSR6 and IFSR7 bits to select.

Note 3: During I2C mode, NACK and ACK interrupts comprise the interrupt source.

Note 4: Use the IFSR2A register's IFSR26 and IFSR27 bits to select.

Note 5: These interrupts cannot be disabled using the I flag.

Note 6: Bus collision detection: During IE mode, this bus collision detection constitutes the cause of an interrupt.


During I^2C mode, however, a start condition or a stop condition detection constitutes the cause of an interrupt.

Note 7: When use SLICEON, remote control, and HINT interruption, refer to address 3616 expansion register of "2.14 Expansion Function."

2.7.5 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts. Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 2.7.3 shows the interrupt control registers.



Note 1: This bit can only be reset by writing "0" (Do not write "1")


Symbol

Note 2: To rewrite the interrupt control registers, do so at a point that does not generate the interrupt request for that register. For details, see the precautions for interrupts.

Address

After reset

Note 3: Use the IFSR2A register to select.



Note 1: This bit can only be reset by writing "0" (Do not write "1").

Note 2: To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. For details, see the precautions for interrupts.

Note 3: If the IFSR register's IFSRi bit (i = 0 to 5) is "1" (both edges), set the INTilC register's POL bit to "0 "(falling edge).

Note 4: During memory expansion and microprocessor modes, set the INT3IC register's ILVL2 to ILVL0 bits to '0002' (interrupt disabled).

Note 5: Set the S3IC or S4IC register's POL bit to "0" (falling edge) when the IFSR register's IFSR6 bit = 0 (SI/O3 selected) or IFSR7 bit = 0 (SI/O4 selected), respectively.

Figure 2.7.3. Interrupt Control Registers

I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (= enabled) enables the maskable interrupt. Setting the I flag to "0" (= disabled) disables all maskable interrupts.

IR Bit

The IR bit is set to "1" (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (= interrupt not requested).

The IR bit can be cleared to "0" in a program. Note that do not write "1" to this bit.

ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 2.7.3 shows the settings of interrupt priority levels and Table 2.7.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- · I flag = "1"
- · IR bit = "1"
- · interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

Table 2.7.3. Settings of Interrupt Priority Levels

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	High

Table 2.7.4. Interrupt Priority Levels
Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled

2.7.6 Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 2.7.4 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register^(Note 1).
- (3) The I, D and U flags in the FLG register become as follows:
 - The I flag is cleared to "0" (interrupts disabled).
 - The D flag is cleared to "0" (single-step interrupt disabled).
 - The U flag is cleared to "0" (ISP selected).
 - However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.
- (4) The CPU's internal temporary register (Note 1) is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

Note: This register cannot be used by user.




Figure 2.7.4. Time Required for Executing Interrupt Sequence

Interrupt Response Time

Figure 2.7.5 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed ((a) in Figure 2.7.5) and a time during which the interrupt sequence is executed ((b) in Figure 2.7.5).




Figure 2.7.5. Interrupt response time

Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 2.7.5 is set in the IPL. Shown in Table 2.7.5 are the IPL values of software and special interrupts when they are accepted.

Table 2.7.5. IPL Level That is Set to IPL When A Software or Special Interrupt Is Accepted

Interrupt sources	Level that is set to IPL
Watchdog timer, NMI	7
Software, address match, DBC, single-step	Not changed

Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure 2.7.6 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 2.7.6. Stack StatusBefore and After Acceptance of Interrupt Request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP^(Note), at the time of acceptance of an interrupt request, is even or odd. If the stack pointer ^(Note) is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 2.7.7 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 2.7.7. Operation of Saving Register

Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 2.7.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.




Figure 2.7.8. Hardware Interrupt Priority

Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 2.7.9 shows the circuit that judges the interrupt priority level.




Figure 2.7.9. Interrupts Priority Select Circuit


2.7.7 INT Interrupt

INTi interrupt (i=0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the IFSR register's IFSRi bit.

INT4 and INT5 share the interrupt vector and interrupt control register with SI/O3 and SI/O4, respectively. To use the INT4 interrupt, set the IFSR register's IFSR6 bit to "1" (= INT4). To use the INT5 interrupt, set the IFSR register's IFSR7 bit to "1" (= INT5).

After modifying the IFSR6 or IFSR7 bit, clear the corresponding IR bit to "0" (= interrupt not requested) before enabling the interrupt.


Figure 2.7.10 shows the IFSR and IFSR2A registers.



Note 1: When setting this bit to "1" (= both edges), make sure the INT0IC to INT5IC register's POL bit is set to "0" (= falling edge).

Note 2: During memory expansion and microprocessor modes, set this bit to "0" (= SI/O3, SI/O4) Note 3: When setting this bit to "0" (= SI/O3, SI/O4), make sure the S3IC and S4IC registers' POL bit is set to "0" (= falling edge).

Interrupt request cause select register 2



Note 1: Timer B3/HINT and UART0 bus collision detection share the vector and interrupt control register. When using the timer B3/HINT interrupt, clear the IFSR26 bit to "0" (timer B3/HINT). When using UART0 bus collision detection, set the IFSR26 bit to "1".

Note 2: Timer B4/Remote control and UART1 bus collision detection share the vector and interrupt control register.

When using the timer B4/Remote control interrupt, clear the IFSR27 bit to "0" (timer B4/Remote control).

When using UART1 bus collision detection, set the IFSR27 bit to "1".

Figure 2.7.10. IFSR Register and IFSR2A Register

2.7.8 NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. The $\overline{\text{NMI}}$ interrupt is a non-maskable interrupt.

The input level of this $\overline{\text{NMI}}$ interrupt input pin can be read by accessing the P8 register's P8_5 bit. This pin cannot be used as an input port.

2.7.9 Key Input Interrupt

Of P104 to P107, a key input interrupt is generated when input on any of the P104 to P107 pins which has had the PD10 register's PD10_4 to PD10_7 bits set to "0" (= input) goes low. Key input interrupts can be used as a key-on wakeup function, the function which gets the microcomputer out of wait or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as analog input ports. Figure 2.7.11 shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had the PD10_4 to PD10_7 bits set to "0" (= input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.




Figure 2.7.11. Key Input Interrupt

2.7.10 Address Match Interrupt

An address match interrupt request is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0 to 3). Set the start address of any instruction in the RMADi register. Use the AIER register's AIER0 and AIER1 bits and the AIER2 register's AIER20 and AIER21 bits to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to "Saving Registers").

(The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

- Rewrite the content of the stack and then use the REIT instruction to return.
- Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 2.7.6 shows the value of the PC that is saved to the stack area when an address match interrupt request is accepted.

Note that when using the external bus in 8 bits width, no address match interrupts can be used for external areas

Figure 2.7.13 shows the AIER, AIER2, and RMAD0 to RMAD3 registers.

Table 2.7.6. Instruction Just Before Execution and Address Stored in Stack When There Occurs Interrupts

	Instruction at the address indicated by the RMADi register					Value of the PC that is saved to the stack area
• 16-bit op-code • Instruction sh ADD.B:S OR.B:S STNZ.B:S CMP.B:S JMPS MOV.B:S		SUB.B:S MOV.B:S STZX.B:S PUSHM JSRS	ation code instructions #IMM8,dest #IMM8,dest #IMM81,#IMM82,dest src #IMM8 =A0 or A1)	AND.B:S STZ.B:S POPM de	#IMM8,dest #IMM8,dest st	The address indicated by the RMADi register +2
Instructions other than the above indicated by					The address indicated by the RMADi register +1	

Value of the PC that is saved to the stack area: Refer to "Saving Registers".

Table 2.7.7. Relationship Between Address Match Interrupt Sources and Associated Registers

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1
Address match interrupt 2	AIER20	RMAD2
Address match interrupt 3	AIER21	RMAD3




Figure 2.7.12. AIER Register, AIER2 Register and RMAD0 to RMAD3 Registers

2.8 Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit of PM1 register. The PM12 bit can only be set to "1" (reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program.

Refer to "Watchdog Timer Reset" for the details of watchdog timer reset.

When the main clock is selected for CPU clock, the divide-by-N value for the prescaler can be chosen to be 16 or 128 using the WDC7 bit of WDC register. If a sub-clock is selected for CPU clock, the divide-by-N value for the prescaler is always 2 no matter how the WDC7 bit is set. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

For example, when CPU clock = 10 MHz and the divide-by-N value for the prescaler= 16, the watchdog timer period is approx. 52.4 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 2.8.1 shows the block diagram of the watchdog timer. Figure 2.8.2 shows the watchdog timer-related registers.




Figure 2.8.1. Watchdog Timer Block Diagram




Figure 2.8.2. WDC Register and WDTS Register

2.9 DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 2.9.1 shows the block diagram of the DMAC. Table 2.9.1 shows the DMAC specifications. Figures 2.9.2 to 2.9.4 show the DMAC-related registers.




Figure 2.9.1. DMAC Block Diagram

A DMA request is generated by a write to the DMiSL register (i = 0 to 1)'s DSR bit, as well as by an interrupt request which is generated by any function specified by the DMiSL register's DMS and DSEL3 to DSEL0 bits. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the interrupt control register's IR bit does not change state due to a DMA transfer.

A data transfer is initiated each time a DMA request is generated when the DMiCON register's DMAE bit = "1" (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to "DMA Requests".

Table 2.9.1. DMAC Specifications

Item		Specification		
No. of channels	S	2 (cycle steal method)		
Transfer memory space		• From any address in the 1M bytes space to a fixed address		
		 From a fixed address to any address in the 1M bytes space 		
		From a fixed address to a fixed address		
Maximum No. of	bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)		
DMA request fa	actors	Falling edge of INT0 or INT1		
(Note 1, Note	2)	Both edge of INT0 or INT1		
		Timer A0 to timer A4 interrupt requests		
		Timer B0 to timer B5 interrupt requests		
		UART0 transfer, UART0 reception interrupt requests		
		UART1 transfer, UART1 reception interrupt requests		
		UART2 transfer, UART2 reception interrupt requests		
		SI/O3, SI/O4 interrpt requests		
		A-D conversion interrupt requests		
		Software triggers		
Channel priority	у	DMA0 > DMA1 (DMA0 takes precedence)		
Transfer unit		8 bits or 16 bits		
Transfer addre	ss direction	forward or fixed (The source and destination addresses cannot both be		
		in the forward direction.)		
Transfer mode	•Single transfer	Transfer is completed when the DMAi transfer counter (i = 0-1)		
		underflows after reaching the terminal count.		
	•Repeat transfer	When the DMAi transfer counter underflows, it is reloaded with the value		
		of the DMAi transfer counter reload register and a DMA transfer is con		
		tinued with it.		
DMA interrupt requ	est generation timing	When the DMAi transfer counter underflowed		
DMA startup		Data transfer is initiated each time a DMA request is generated when the		
		DMAiCON register's DMAE bit = "1" (enabled).		
DMA shutdown	•Single transfer	When the DMAE bit is set to 0" (disabled)		
		After the DMAi transfer counter underflows		
	•Repeat transfer	When the DMAE bit is set to "0" (disabled)		
Reload timing for forward ad-		When a data transfer is started after setting the DMAE bit to "1" (en		
-		abled), the forward address pointer is reloaded with the value of the		
dress pointer and transfer counter		SARi or the DARi pointer whichever is specified to be in the forward		
		direction and the DMAi transfer counter is reloaded with the value of the		
		DMAi transfer counter reload register.		
Notos:				

Notes:

- 1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.
- 2. The selectable causes of DMA requests differ with each channel.
- 3. Make sure that no DMAC-related registers (addresses 002016 to 003F16) are accessed by the DMAC.






Figure 2.9.2. DM0SL Register



Note: The causes of DMA1 requests can be selected by a combination of DMS bit and DSEL3 to DSEL0 bits in the manner described below.

DSEL3 to DSEL0	DMS=0(basic cause of request)	DMS=1(extended cause of request)
0 0 0 02	Falling edge of INT1 pin	_
0 0 0 12	Software trigger	_
0 0 1 02	Timer A0	_
0 0 1 12	Timer A1	_
0 1 0 02	Timer A2	_
0 1 0 12	Timer A3	SI/O3
0 1 1 02	Timer A4	SI/O4
0 1 1 12	Timer B0	Two edges of INT1
1 0 0 02	Timer B1	
1 0 0 12	Timer B2	_
1 0 1 02	UART0 transmit	_
1 0 1 12	UART0 receive/ACK0	_
1 1 0 02	UART2 transmit	_
1 1 0 12	UART2 receive/ACK2	_
1 1 1 02	A-D conversion	_
1 1 1 12	UART1 receive/ACK1	_

DMAi control register(i=0,1)



Note 1: The DMAS bit can be set to "0" by writing "0" in a program (This bit remains unchanged even if "1" is written). Note 2: At least one of the DAD and DSD bits must be "0" (address direction fixed).

Figure 2.9.3. DM1SL Register, DM0CON Register, and DM1CON Registers




Figure 2.9.4. SAR0, SAR1, DAR0, DAR1, TCR0, and TCR1 Registers

2.9.1 Transfer Cycles

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. During memory extension and microprocessor modes, it is also affected by the BYTE pin level. Furthermore, the bus cycle itself is extended by a software wait or \overline{RDY} signal.

(a) Effect of Source and Destination Addresses

If the transfer unit and data bus both are 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit and data bus both are 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

(b) Effect of BYTE Pin Level

During memory extension and microprocessor modes, if 16 bits of data are to be transferred on an 8-bit data bus (input on the BYTE pin = high), the operation is accomplished by transferring 8 bits of data twice. Therefore, this operation requires two bus cycles to read data and two bus cycles to write data. Furthermore, if the DMAC is to access the internal area (internal ROM, internal RAM, or SFR), unlike in the case of the CPU, the DMAC does it through the data bus width selected by the BYTE pin.

(c) Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

(d) Effect of RDY Signal

During memory extension and microprocessor modes, DMA transfers to and from an external area are affected by the \overline{RDY} signal. Refer to " \overline{RDY} signal".

Figure 2.9.5 shows the example of the cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit units using an 8-bit bus ((2) in Figure 2.9.5), two source read bus cycles and two destination write bus cycles are required.




Figure 2.9.5. Transfer Cycles for Source Read

2.9.2 DMA Transfer Cycles

Any combination of even or odd transfer read and write addresses is possible. Table 2.9.2 shows the number of DMA transfer cycles. Table 2.9.3 shows the Coefficient j, k.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

Table 2.9.2. DMA Transfer Cycles

			Single-ch	nip mode	Memory expa	ansion mode
Transfer unit	Bus width	Access address			Microproce	essor mode
			No. of read	No. of write	No. of read	No. of write
			cycles	cycles	cycles	cycles
	16-bit	Even	1	1	1	1
8-bit transfers	(BYTE= "L")	Odd	1	1	1	1
(DMBIT= "1")	8-bit	Even	_	_	1	1
	(BYTE = "H")	Odd	_	_	1	1
	16-bit	Even	1	1	1	1
16-bit transfers	(BYTE = "L")	Odd	2	2	2	2
(DMBIT= "0")	8-bit	Even	_	_	2	2
	(BYTE = "H")	Odd	_	_	2	2

Table 2.9.3. Coefficient j, k

•	200 210101 000 morons j, k									
	Internal area				External area					
	Internal ROM, RAM SFR		Separate bus			Multiplex bus				
	No wait	With wait		No wait	No wait With wait ¹		With wait ¹			
					1 wait	2 waits	3 waits	1wait	2 waits	3 waits
j	1	2	2	1	2	3	4	3	3	4
k	1	2	2	2	2	3	4	3	3	4

Notes:

1. Depends on the set value of CSE register.

2.9.3 DMA Enable

When a data transfer starts after setting the DMAE bit in DMiCON register (i = 0, 1) to "1" (enabled), the DMAC operates as follows:

- (1) Reload the forward address pointer with the SARi register value when the DSD bit in DMiCON register is "1" (forward) or the DARi register value when the DAD bit of DMiCON register is "1" (forward).
- (2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to "1" again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below. Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously.

Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program. If the DMAi is not in an initial state, the above steps should be repeated.

2.9.4 DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS and DSEL3 to DSEL0 bits of DMiSL register (i = 0, 1) on either channel. Table 2.9.4 shows the timing at which the DMAS bit changes state.

Whenever a DMA request is generated, the DMAS bit is set to "1" (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to "1" (enabled) when this occurred, the DMAS bit is set to "0" (DMA not requested) immediately before a data transfer starts. This bit cannot be set to "1" in a program (it can only be set to "0").

The DMAS bit may be set to "1" when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to "0" after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is "1", a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is "0" when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

Table 2.9.4. Timing at Which the DMAS Bit Changes State

DMA factor	DMAS bit of the DMiCON register			
DIVI/ (Table)	Timing at which the bit is set to "1"	Timing at which the bit is set to "0"		
Software trigger	When the DSR bit of DMiSL register is set to "1"	Immediately before a data transfer starts When set by writing "0" in a program		
Peripheral function	When the interrupt control register for the peripheral function that is selected by the DSEL3 to DSEL0 and DMS bits of DMiSL register has its IR bit set to "1"			

2.9.5 Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. Figure 2.9.6 shows an example of DMA transfer effected by external factors.

DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 2.9.6, occurs more than one time, the DMAS bit is set to "0" as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed. Refer to "(7) Hold Signal in 2.4.2 Bus Control" for details about bus arbitration between the CPU and DMA.




Figure 2.9.6. DMA Transfer by External Factors

2.10 Timers

Eleven 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (six). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. Figures 2.10.1 and 2.10.2 show block diagrams of timer A and timer B configuration, respectively.




Figure 2.10.1. Timer A Configuration




Figure 2.10.2. Timer B Configuration

2.10.1 Timer A

Figure 2.10.3 shows a block diagram of the timer A. Figures 2.10.4 to 2.10.6 show registers related to the timer A.

The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits of TAiMR register (i = 0 to 4) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers.
- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count "000016."
- Pulse width modulation (PWM) mode: The timer outputs pulses in a given width successively.




Figure 2.10.3. Timer A Block Diagram





Figure 2.10.4. TA0MR to TA4MR Registers




Note 1: The register must be accessed in 16 bit units.

Note 2: If the TAi register is set to '000016,' the counter does not work and timer Ai interrupt requests are not generated either. Furthermore, if "pulse output" is selected, no pulses are output from the TAiOUT pin.

Note 3: If the TAi register is set to '000016,' the pulse width modulator does not work, the output level on the TAiOUT pin remains low, and timer Ai interrupt requests are not generated either. The same applies when the 8 high-order bits of the timer TAi register are set to '001 6' while operating as an 8-bit pulse width modulator.

Note 4: Use the MOV instruction to write to the TAi register.

Note 5: The timer counts pulses from an external device or overflows or underflows in other timers.



TA0 to TA4 Registers, TABSR Register, and UDF Register Figure 2.10.5.

Note 3: When not using the two-phase pulse signal processing function, set the bit corresponding to timer A2 to timer A4 to "0"




Figure 2.10.6. ONSF Register, TRGSR Register, and CPSRF Register

(1) Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 2.10.1). Figure 2.10.7 shows TAiMR register in timer mode.

Table 2.10.1. Specifications in Timer Mode

Item	Specification		
Count source	f1, f2, f8, f32, fC32		
Count operation	Down-count		
	When the timer underflows, it reloads the reload register contents and continues counting		
Divide ratio	1/(n+1) n: set value of TAiMR register (i= 0 to 4) 000016 to FFFF16		
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)		
Count stop condition	Set TAiS bit to "0" (= stop counting)		
Interrupt request generation timing	Timer underflow		
TAilN pin function	I/O port or gate input		
TAiout pin function	I/O port or pulse output		
Read from timer	Count value can be read by reading TAi register		
Write to timer	When not counting and until the 1st count source is input after counting start		
	Value written to TAi register is written to both reload register and counter		
	When counting (after 1st count source input)		
	Value written to TAi register is written to only reload register		
	(Transferred to counter when reloaded next)		
Select function	Gate function		
	Counting can be started and stopped by an input signal to TAilN pin		
	Pulse output function		
	Whenever the timer underflows, the output polarity of TAio∪⊤ pin is inverted.		
	When not counting, the pin outputs a low.		




Figure 2.10.7. Timer Ai Mode Register in Timer Mode

(2) Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3 and A4 can count two-phase external signals. Table 2.10.2 lists specifications in event counter mode (when <u>not</u> processing two-phase pulse signal). Table 2.10.3 lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). Figure 2.10.8 shows TAiMR register in event counter mode (when <u>not</u> processing two-phase pulse signal). Figure 2.10.9 shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4).

Table 2.10.2. Specifications in Event Counter Mode (when not processing two-phase pulse signal)

Item	Specification				
Count source	• External signals input to TAilN pin (i=0 to 4) (effective edge can be selected				
	in program)				
	Timer B2 overflows or underflows,				
	timer Aj (j=i-1, except j=4 if i=0) overflows or underflows,				
	timer Ak (k=i+1, except k=0 if i=4) overflows or underflows				
Count operation	Up-count or down-count can be selected by external signal or program				
	When the timer overflows or underflows, it reloads the reload register con-				
	tents and continues counting. When operating in free-running mode, the				
	timer continues counting without reloading.				
Divided ratio	1/ (FFFF ₁₆ - n + 1) for up-count				
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFFF16				
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)				
Count stop condition	Set TAiS bit to "0" (= stop counting)				
Interrupt request generation timing	Timer overflow or underflow				
TAilN pin function	I/O port or count source input				
TAiout pin function	I/O port, pulse output, or up/down-count select input				
Read from timer	Count value can be read by reading TAi register				
Write to timer	When not counting and until the 1st count source is input after counting start				
	Value written to TAi register is written to both reload register and counter				
	When counting (after 1st count source input)				
	Value written to TAi register is written to only reload register				
	(Transferred to counter when reloaded next)				
Select function	Free-run count function				
	Even when the timer overflows or underflows, the reload register content is				
	not reloaded to it				
	Pulse output function				
	Whenever the timer underflows or underflows, the output polarity of TAiout				
	pin is inverted. When not counting, the pin outputs a low.				




Figure 2.10.8. TAiMR Register in Event Counter Mode (when not using two-phase pulse signal processing)

Note 3: Effective when the TAiGH and TAiGL bits of ONSF or TRGSR register are '002' (TAiIN pin input). Note 4: Count down when input on TAioUT pin is low or count up when input on that pin is high. The port

direction bit for TAiOUT pin must be set to "0" (= input mode).

Table 2.10.3. Specifications in Event Counter Mode (when processing two-phase pulse signal with timers A2, A3 and A4)

Item	Specification			
Count source	• Two-phase pulse signals input to TAin or TAio∪T pins (i = 2 to 4)			
Count operation	 Up-count or down-count can be selected by two-phase pulse signal When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading. 			
Divide ratio	1/ (FFFF16 - n + 1) for up-count			
	1/ (n + 1) for down-count n: set value of TAi register 000016 to FFFF16			
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)			
Count stop condition	Set TAiS bit to "0" (= stop counting)			
Interrupt request generation timing	Timer overflow or underflow			
TAilN pin function	Two-phase pulse input			
TAiout pin function	Two-phase pulse input			
Read from timer	Count value can be read by reading timer A2, A3 or A4 register			
Write to timer	 When not counting and until the 1st count source is input after counting start Value written to TAi register is written to both reload register and counter When counting (after 1st count source input) Value written to TAi register is written to reload register (Transferred to counter when reloaded next) 			
Select function (Note)	Normal processing operation (timer A2 and timer A3) The timer counts up rising edges or counts down falling edges on TAjıN pin when input signals on TAjout pin is "H". TAjout TAjıN (j=2,3) Up- Up- Up- Down- Down- count count count Multiply-by-4 processing operation (timer A3 and timer A4) If the phase relationship is such that TAkıN(k=3, 4) pin goes "H" when the input signal on TAkout pin is "H", the timer counts up rising and falling edges on TAkout and TAkıN pins. If the phase relationship is such that TAkıN pin goes "L" when the input signal on TAkout pin is "H", the timer counts down rising and falling edges on TAkout and TAkıN pins. TAKOUT Count up all edges Count down all edges Count down all edges Count down all edges			
	Counter initialization by Z-phase input (timer A3)			
	The timer count value is initialized to 0 by Z-phase input.			

Notes:

1. Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.




Figure 2.10.9. TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)

(3) One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. (See Table 2.10.4.) When the trigger occurs, the timer starts up and continues operating for a given period. Figure 2.10.10 shows the TAiMR register in one-shot timer mode.

Table 2.10.4. Specifications in One-shot Timer Mode

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Down-count
	When the counter reaches 000016, it stops counting after reloading a new value
	If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n: set value of TAi register 000016 to FFFF16
	However, the counter does not work if the divide-by-n value is set to 000016.
Count start condition	TAiS bit of TABSR register = "1" (start counting) and one of the following
	triggers occurs.
	External trigger input from the TAilN pin
	Timer B2 overflow or underflow,
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow
	• The TAiOS bit of ONSF register is set to "1" (= timer starts)
Count stop condition	When the counter is reloaded after reaching "000016"
	• TAiS bit is set to "0" (= stop counting)
Interrupt request generation timing	When the counter reaches "000016"
TAilN pin function	I/O port or trigger input
TAiout pin function	I/O port or pulse output
Read from timer	An indeterminate value is read by reading TAi register
Write to timer	When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Pulse output function
	The timer outputs a low when not counting and a high when counting.




Figure 2.10.10. TAIMR Register in One-shot Timer Mode

(4) Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession (see Table 2.10.5). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Figure 2.10.11 shows TAiMR register in pulse width modulation mode. Figures 2.10.12 and 2.10.13 show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates.

Table 2.10.5. Specifications in PWM Mode

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Down-count (operating as an 8-bit or a 16-bit pulse width modulator)
	The timer reloads a new value at a rising edge of PWM pulse and continues counting
	The timer is not affected by a trigger that occurs during counting
16-bit PWM	High level width n / fj n : set value of TAi register (i=o to 4)
	• Cycle time (2 ¹⁶ -1) / fj fixed fj: count source frequency (f1, f2, f8, f32, fC32)
8-bit PWM	High level width n x (m+1) / fj n : set value of TAiMR register high-order address
	Cycle time (2 ⁸ -1) x (m+1) / fj m: set value of TAiMR register low-order address
Count start condition	TAiS bit of TABSR register is set to "1" (= start counting)
	• The TAiS bit = 1 and external trigger input from the TAiIN pin
	The TAiS bit = 1 and one of the following external triggers occurs
	Timer B2 overflow or underflow,
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow
Count stop condition	TAiS bit is set to "0" (= stop counting)
Interrupt request generation timing	PWM pulse goes "L"
TAilN pin function	I/O port or trigger input
TAiout pin function	Pulse output
Read from timer	An indeterminate value is read by reading TAi register
Write to timer	When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)




Figure 2.10.11. TAIMR Register in PWM Mode




Figure 2.10.12. Example of 16-bit Pulse Width Modulator Operation




Figure 2.10.13. Example of 8-bit Pulse Width Modulator Operation

2.10.2 Timer B

Figure 2.10.14 shows a block diagram of the timer B. Figures 2.10.15 and 2.10.16 show registers related to the timer B.

Timer B supports the following three modes. Use the TMOD1 and TMOD0 bits of TBiMR register (i = 0 to 5) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows or underflows of other timers.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.




Figure 2.10.14. Timer B Block Diagram




Figure 2.10.15. TB0MR to TB5MR Registers




Figure 2.10.16. TB0 to TB5 Registers, TABSR Register, TBSR Register, CPSRF Register

(1) Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 2.10.6). Figure 2.10.17 shows TBiMR register in timer mode.

Table 2.10.6. Specifications in Timer Mode

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Down-count
	When the timer underflows, it reloads the reload register contents and
	continues counting
Divide ratio	1/(n+1) n: set value of TBiMR register (i= 0 to 5) 000016 to FFFF16
Count start condition	Set TBiS bit ^(Note) to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	Timer underflow
TBilN pin function	I/O port
Read from timer	Count value can be read by reading TBi register
Write to timer	When not counting and until the 1st count source is input after counting start
	Value written to TBi register is written to both reload register and counter
	When counting (after 1st count source input)
	Value written to TBi register is written to only reload register
	(Transferred to counter when reloaded next)

Note: The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.




Figure 2.10.17. TBiMR Register in Timer Mode

(2) Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers (see Table 2.10.7) . Figure 2.10.20 shows TBiMR register in event counter mode.

Table 2.10.7. Specifications in Event Counter Mode

Item	Specification
Count source	• External signals input to TBilN pin (i=0 to 5) (effective edge can be selected
	in program)
	• Timer Bj overflow or underflow (j=i-1, except j=2 if i=0, j=5 if i=3)
Count operation	Down-count
	When the timer underflows, it reloads the reload register contents and
	continues counting
Divide ratio	1/(n+1) n: set value of TBi register 000016 to FFFF16
Count start condition	Set TBiS bit ¹ to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	Timer underflow
TBilN pin function	Count source input
Read from timer	Count value can be read by reading TBi register
Write to timer	When not counting and until the 1st count source is input after counting start
	Value written to TBi register is written to both reload register and counter
	When counting (after 1st count source input)
	Value written to TBi register is written to only reload register
	(Transferred to counter when reloaded next)

Notes:

1. The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.




Figure 2.10.20. TBiMR Register in Event Counter Mode

(3) Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see Table 2.10.8). Figure 2.10.21 shows TBiMR register in pulse period and pulse width measurement mode. Figure 2.10.22 shows the operation timing when measuring a pulse period. Figure 2.10.23 shows the operation timing when measuring a pulse width.

Table 2.10.8. Specifications in Pulse Period and Pulse Width Measurement Mode

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	• Up-count
	• Counter value is transferred to reload register at an effective edge of mea-
	surement pulse. The counter value is set to "000016" to continue counting.
Count start condition	Set TBiS (i=0 to 5) bit ³ to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	When an effective edge of measurement pulse is input ¹
	• Timer overflow. When an overflow occurs, MR3 bit of TBiMR register is set
	to "1" (overflowed) simultaneously. MR3 bit is cleared to "0" (no overflow) by
	writing to TBiMR register at the next count timing or later after MR3 bit was
	set to "1". At this time, make sure TBiS bit is set to "1" (start counting).
TBiin pin function	Measurement pulse input
Read from timer	Contents of the reload register (measurement result) can be read by reading TBi register ²
Write to timer	Value written to TBi register is written to neither reload register nor counter

Notes:

- 1. Interrupt request is not generated when the first effective edge is input after the timer started counting.
- 2. Value read from TBi register is indeterminate until the second valid edge is input after the timer starts counting.
- 3. The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.




Figure 2.10.21. TBiMR Register in Pulse Period and Pulse Width Measurement Mode




Figure 2.10.22. Operation timing when measuring a pulse period




Figure 2.10.23. Operation timing when measuring a pulse width

2.11 Serial I/O

Serial I/O is configured with five channels: UART0 to UART2, SI/O3 and SI/O4.

2.11.1 UARTi (i=0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 2.11.1 shows the block diagram of UARTi. Figures 2.11.2 shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C mode)
- Special mode 2
- Special mode 3 (Bus collision detection function, IE mode): UART0, UART1
- Special mode 4 (SIM mode): UART2

Figures 2.11.3 to 2.11.8 show the UARTi-related registers.

Refer to tables listing each mode for register setting.




Figure 2.11.1. UARTi Block Diagram




Figure 2.11.2. UARTi Transmit/Receive Unit





Figure 2.11.3. U0TB to U2TB Register, U0RB to U2RB Register, and U0BRG to U2BRG Register

UARTi transmit/receive mode register (i=0 to 2) Symbol Address After reset U0MR to U2MR 03A016, 03A816, 037816 0016 Bit Bit name Function RW symbol SMD0 Serial I/O mode select bit 0 0 0 : Serial I/O disabled RW (Note 2) 0 0 1 : Clock synchronous serial I/O mode SMD1 (Note 3) 0 1 0 : I2C mode RW 1 0 0 : UART mode transfer data 7 bits long 1 0 1 : UART mode transfer data 8 bits long SMD2 1 1 0: UART mode transfer data 9 bits long RW Must not be set except above **CKDIR** Internal/external clock 0: Internal clock RW 1 : External clock (Note 1) select bit STPS 0 : One stop bit Stop bit length select bit RW 1: Two stop bits Effective when PRYE = 1 PRY Odd/even parity select bit RW 0: Odd parity 1: Even parity **PRYE** 0: Parity disabled Parity enable bit RW 1 : Parity enabled TxD, RxD I/O polarity 0: No reverse IOPOL RW reverse bit 1 : Reverse

Note 1: Set the corresponding port direction bit for each CLKi pin to "0" (input mode). Note 2: To receive data, set the corresponding port direction bit for each RxDi pin to "0" (input mode).

Note 3: Set the corresponding port direction bit for SCL and SDA pins to "0" (input mode).

UARTi transmit/receive control register 0 (i=0 to 2)



Note 1: Set the corresponding port direction bit for each CTSi pin to "0" (input mode).

Note 2: TxD2/SDA2 and SCL2 are N-channel open-drain output. Cannot be set to the CMOS output. Set the NCH bit of the U2C0 register to "0".

Note 3: Effective for clock synchronous serial I/O mode and UART mode transfer data 8 bits long.

Note 4: CTS1/RTS1 can be used when the UCON register's CLKMD1 bit = "0" (only CLK1 output) and the UCON register's RCSP bit = "0" (CTSo/RTSo not separated).

Figure 2.11.4. U0MR to U2MR Register and U0C0 to U2C0 Register





Figure 2.11.5. U0C1 to U2C1 Registers

UART transmit/receive control register 2 Symbol Address After reset ÚCON 03B016 X00000002 Bit Function RW Bit symbol name U0IRS UART0 transmit 0 : Transmit buffer empty (TI = 1) RW interrupt cause select bit 1: Transmission completed (TXEPT = 1) 0: Transmit buffer empty (TI = 1) U1IRS **UART1** transmit RW interrupt cause select bit 1 : Transmission completed (TXEPT = 1) U0RRM **UARTO** continuous 0: Continuous receive mode disabled RW receive mode enable bit 1 : Continuous receive mode enable U1RRM **UART1** continuous 0: Continuous receive mode disabled RW receive mode enable bit 1 : Continuous receive mode enabled CLKMD0 **UART1 CLK/CLKS** Effective when CLKMD1 = "1 RW select bit 0 0 : Clock output from CLK1 1: Clock output from CLKS1 CLKMD1 UART1 CLK/CLKS 0 : CLK output is only CLK1 RW select bit 1 (Note) 1 : Transfer clock output from multiple pins function selected 0 : CTS/RTS shared pin RCSF Separate UART0 RW 1: CTS/RTS separated (CTS₀ supplied from the P6₄ pin) Nothing is assigned. When write, set "0". When read, its content is indeterminate. (b7)

Note: When using multiple transfer clock output pins, make sure the following conditions are met: U1MR register's CKDIR bit = "0" (internal clock)

UART2 special mode register (i=0 to 2)



Note 1: The BBS bit is set to "0" by writing "0" in a program. (Writing "1" has no effect.).

Note 2: Underflow signal of timer A3 in UART0, underflow signal of timer A4 in UART1, underflow signal of timer A0 in UART2.

Note 3: When a transfer begins, the SSS bit is set to "0" (Not synchronized to RxDi)

Figure 2.11.6. UCON Register and U0SMR to U2SMR Registers

UARTi special mode register 2 (i=0 to 2) b3 Symbol Address After reset U0SMR2 to U2SMR2 036E16, 037216, 037616 X00000002 Bit Bit name **Function** RW symbol I²C mode select bit 2 IICM2 Refer to Table 2.11.12 RWCSC Clock-synchronous bit 0: Disabled RW 1 : Enabled SCL wait output bit 0: Disabled SWC RW 1: Enabled ALS SDA output stop bit 0: Disabled RW 1: Enabled UARTi initialization bit 0: Disabled STAC RW1 : Enabled SWC2 SCL wait output bit 2 0: Transfer clock RW1: "L" output SDHI SDA output disable bit 0: Enabled RW 1: Disabled (high impedance) Nothing is assigned. When write, set "0". When read, its content is indeterminate. (b7)

UARTi special mode register 3 (i=0 to 2)

b7 b6 b5 b4 b3 b2 b1 b0	Uo	Symbol SMR3 to U2SMR3 036I	Address After reset 016, 037116, 037516 000X0X0X2	
	Bit symbol	Bit name	Function	RW
	(b0)	Nothing is assigned. When write, set "0". When	read, its content is indeterminate.	_
	CKPH	Clock phase set bit	0 : Without clock delay 1 : With clock delay	RW
	(b2)	Nothing is assigned. When write, set "0". When read, its content is indeterminate.		_
	NODC	Clock output select bit	0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output	RW
	(b4)	Nothing is assigned. When write, set "0". When	read, its content is indeterminate.	_
	DL0	SDAi digital delay setup bit (Note 1, Note 2)	b7 b6 b5 0 0 0: Without delay 0 0 1:1 to 2 cycle(s) of UiBRG count source	RW
	DL1	(,	0 1 0:2 to 3 cycles of UiBRG count source 0 1 1:3 to 4 cycles of UiBRG count source 1 0 0:4 to 5 cycles of UiBRG count source	RW
	DL2		1 0 1:5 to 6 cycles of UiBRG count source 1 1 0:6 to 7 cycles of UiBRG count source 1 1 1:7 to 8 cycles of UiBRG count source	RW

Note 1 : The DL2 to DL0 bits are used to generate a delay in SDAi output by digital means during I²C mode. In other than I²C mode, set these bits to "0002" (no delay).

Note 2 : The amount of delay varies with the load on SCLi and SDAi pins. Also, when using an external clock, the amount of delay increases by about 100 ns.

Figure 2.11.7. U0SMR2 to U2SMR2 Registers and U0SMR3 to U2SMR3 Registers




Figure 2.11.8. U0SMR4 to U2SMR4 Registers

2.11.2 Clock Synchronous serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 2.11.1 lists the specifications of the clock synchronous serial I/O mode. Table 2.11.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 2.11.1. Clock Synchronous Serial I/O Mode Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16
	CKDIR bit = "1" (external clock) : Input from CLKi pin
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disable
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)
	- The TE bit of UiC1 register= 1 (transmission enabled)
	- The TI bit of UiC1 register = 0 (data present in UiTB register)
	- If CTS function is selected, input on the CTSi pin = "L"
Reception start condition	Before reception can start, the following requirements must be met (Note 1)
	- The RE bit of UiC1 register= 1 (reception enabled)
	- The TE bit of UiC1 register= 1 (transmission enabled)
	- The TI bit of UiC1 register= 0 (data present in the UiTB register)
Interrupt request	For transmission, one of the following conditions can be selected
generation timing	- The UiIRS bit (Note 3) = 0 (transmit buffer empty): when transferring data from the
	UiTB register to the UARTi transmit register (at start of transmission)
	- The UilRS bit =1 (transfer completed): when the serial I/O finished sending data from
	the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	Overrun error (Note 2)
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the 7th bit of the next data
Select function	CLK polarity selection
	Transfer data input/output can be chosen to occur synchronously with the rising or
	the falling edge of the transfer clock
	LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Continuous receive mode selection
	Reception is enabled immediately by reading the UiRB register
	Switching serial data logic
	This function reverses the logic value of the transmit/receive data
	Transfer clock output from multiple pins selection (UART1)
	The output pin can be selected in a program from two UART1 transfer clock pins that
	have been set
	Separate CTS/RTS pins (UART0)
	CTS ₀ and RTS ₀ are input/output from separate pins

Note 1: When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change. Note 3: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.

Table 2. 11. 2. Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

Register	Bit	Function		
UiTB(Note3)	0 to 7	Set transmission data		
UiRB(Note3)	0 to 7	Reception data can be read		
	OER	Overrun error flag		
UiBRG	0 to 7	Set a transfer rate		
UiMR(Note3)	SMD2 to SMD0	Set to "0012"		
	CKDIR	Select the internal clock or external clock		
	IOPOL	Set to "0"		
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register		
	CRS	Select CTS or RTS to use		
	TXEPT	Transmit register empty flag		
	CRD	Enable or disable the CTS or RTS function		
	NCH	Select TxDi pin output mode (Note 2)		
	CKPOL	Select the transfer clock polarity		
	UFORM	Select the LSB first or MSB first		
UiC1	TE	Set this bit to "1" to enable transmission/reception		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS (Note 1)	Select the source of UART2 transmit interrupt		
	U2RRM (Note 1)	Set this bit to "1" to use continuous receive mode		
	UiLCH	Set this bit to "1" to use inverted data logic		
	UiERE	Set to "0"		
UiSMR	0 to 7	Set to "0"		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	0 to 2	Set to "0"		
	NODC	Select clock output mode		
	4 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt		
	U0RRM, U1RRM	Set this bit to "1" to use continuous receive mode		
	CLKMD0	Select the transfer clock output pin when CLKMD1 = 1		
CLKMD1 Set this bit to "1" to output UART1 transfer clock from two p		Set this bit to "1" to output UART1 transfer clock from two pins		
RCSP Set this bit to "1" to accept as input the UART0 CTS0 signal		Set this bit to "1" to accept as input the UART0 CTS0 signal from the P64 pin		
	7	Set to "0"		
Note 1. Cot	the 11004 and 1140	11 register bit 4 and bit 5 to "0". The HOLDS HALDS HOPPM and HAPPM bits		

Note 1: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

i=0 to 2

Table 2.11.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table 2.11.3 shows pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 2.11.4 lists the P64 pin functions during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Table 2.11.3. Pin Functions (When Not Select Multiple Transfer Clock Output Pin Function)

Pin name	Function	Method of selection	
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)	
RxDi (P62, P66, P71)	Serial data input	PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (Can be used as an input port when performing transmission only)	
CLKi	Transfer clock output	UiMR register's CKDIR bit=0	
(P61, P65, P72)	Transfer clock input	UiMR register's CKDIR bit=1 PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0	
CTSi/RTSi (P60, P64, P73) CTS input UiC0 register's CRD bit=0 UiC0 register's CRS bit=0 PD6 register's PD6_0 bit=0			
	RTS output	UiC0 register's CRD bit=0 UiC0 register's CRS bit=1	
	I/O port	UiC0 register's CRD bit=1	

Table 2.11.4. P64 Pin Functions

Pin function	Bit set value					
	U1C0 register		UCON register			PD6 register
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P64	1	_	0	0	_	Input: 0, Output: 1
CTS ₁	0	0	0	0		0
RTS ₁	0	1	0	0		_
CTS ₀ (Note1)	0	0	1	0		0
CLKS1				1(Note 2)	1	_

Note 1: In addition to this, set the U0C0 register's CRD bit to "0" (CTS0/RTS0 enabled) and the U0 C0 register's CRS bit to "1" (RTS0 selected).

Note 2: When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output:

- High if the U1C0 register's CLKPOL bit = 0
- Low if the U1C0 register's CLKPOL bit = 1




Figure 2.11.9. Transmit and Receive Operation

(a) CLK Polarity Select Function

Use the UiC0 register (i = 0 to 2)'s CKPOL bit to select the transfer clock polarity. Figure 2.11.10 shows the polarity of the transfer clock.




Figure 2.11.10. Transfer Clock Polarity

(b) LSB First/MSB First Select Function

Use the UiC0 register (i = 0 to 2)'s UFORM bit to select the transfer format. Figure 2.11.11 shows the transfer format.




Figure 2.11.11. Transfer Format

(c) Continuous Receive Mode

When the UiRRM bit (i = 0 to 2) = 1 (continuous receive mode), the UiC1 register's TI bit is set to "0" (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the UCON register bit 2 and bit 3, respectively, and the U2RRM bit is the U2C1 register bit 5.

(d) Serial Data Logic Switching Function

When the UiC1 register (i = 0 to 2)'s UiLCH bit = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 2.11.12 shows serial data logic.




Figure 2.11.12. Serial Data Logic Switching

(e) Transfer Clock Output From Multiple Pins (UART1)

Use the UCON register's CLKMD1 to CLKMD0 bits to select one of the two transfer clock output pins. (See Figure 2.11.13.) This function can be used when the selected transfer clock for UART1 is an internal clock.




Figure 2.11.13. Transfer Clock Output From Multiple Pins

(f) CTS/RTS Separate Function (UART0)

This function separates $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$, outputs $\overline{\text{RTS}}_0$ from the P60 pin, and accepts as input the $\overline{\text{CTS}}_0$ from the P64 pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0 CTS/RTS)
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 CTS/RTS)
- U1C0 register's CRS bit = 0 (inputs UART1 CTS)
- UCON register's RCSP bit = 1 (inputs CTSo from the P64 pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the $\overline{\text{CTS}/\text{RTS}}$ separate function, UART1 $\overline{\text{CTS}/\text{RTS}}$ separate function cannot be used.




Figure 2.11.14. CTS/RTS Separat Function

2.11.3 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 2.11.5 lists the specifications of the UART mode.

Table 2.11.5. UART Mode Specifications

Item	Specification	
Transfer data format	Character bit (transfer data): Selectable from 7, 8 or 9 bits	
	Start bit: 1 bit	
	Parity bit: Selectable from odd, even, or none	
	Stop bit: Selectable from 1 or 2 bits	
Transfer clock	• UiMR(i=0 to 2) register's CKDIR bit = 0 (internal clock) : fj/ 16(n+1)	
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16	
	CKDIR bit = "1" (external clock) : fEXT/16(n+1)	
	fEXT: Input from CLKi pin. n:Setting value of UiBRG register 0016 to FF16	
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disable	
Transmission start condition	Before transmission can start, the following requirements must be met	
	- The TE bit of UiC1 register= 1 (transmission enabled)	
	- The TI bit of UiC1 register = 0 (data present in UiTB register)	
	- If CTS function is selected, input on the CTSi pin = "L"	
Reception start condition	Before reception can start, the following requirements must be met	
	- The RE bit of UiC1 register= 1 (reception enabled)	
	- Start bit detection	
Interrupt request	For transmission, one of the following conditions can be selected	
generation timing	 The UiIRS bit (Note 2) = 0 (transmit buffer empty): when transferring data from the 	
generation timing	UiTB register to the UARTi transmit register (at start of transmission)	
	The UilRS bit =1 (transfer completed): when the serial I/O finished sending data from	
	the UARTi transmit register	
	For reception	
	·	
	When transferring data from the UARTi receive register to the UiRB register (at	
E	completion of reception)	
Error detection	Overrun error (Note 1)	
	This error occurs if the serial I/O started receiving the next data before reading the	
	UiRB register and received the bit one before the last stop bit of the next data	
	Framing error	
	This error occurs when the number of stop bits set is not detected	
	Parity error	
	This error occurs when if parity is enabled, the number of 1's in parity and	
	character bits does not match the number of 1's set	
	Error sum flag	
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered	
Select function	LSB first, MSB first selection	
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7	
	can be selected	
	Serial data logic switch	
	This function reverses the logic of the transmit/receive data. The start and stop bits	
	are not reversed.	
	TxD, RxD I/O polarity switch	
	This function reverses the polarities of hte TxD pin output and RxD pin input. The	
	logic levels of all I/O data is reversed.	
	Separate CTS/RTS pins (UART0)	
	CTSo and RTSo are input/output from separate pins	
	O 130 and K 130 are inpuroutput from separate pins	

Note 1: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change. Note 2: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.

Table 2. 11. 6. Registers to Be Used and Settings in UART Mode

Register	Bit	Function		
UiTB	0 to 8	Set transmission data (Note 1)		
UiRB	0 to 8	Reception data can be read (Note 1)		
	OER,FER,PER,SUM	Error flag		
UiBRG	0 to 7	Set a transfer rate		
UiMR	SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long		
		Set these bits to '1012' when transfer data is 8 bits long		
		Set these bits to '1102' when transfer data is 9 bits long		
	CKDIR	Select the internal clock or external clock		
	STPS	Select the stop bit		
	PRY, PRYE	Select whether parity is included and whether odd or even		
	IOPOL	Select the TxD/RxD input/output polarity		
UiC0	CLK0, CLK1	Select the count source for the UiBRG register		
	CRS	Select CTS or RTS to use		
	TXEPT	Transmit register empty flag		
	CRD	Enable or disable the CTS or RTS function		
	NCH	Select TxDi pin output mode (Note 2)		
	CKPOL	Set to "0"		
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this		
		bit to "0" when transfer data is 7 or 9 bits long.		
UiC1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS (Note 2)	Select the source of UART2 transmit interrupt		
	U2RRM (Note 2)	Set to "0"		
	UiLCH	Set this bit to "1" to use inverted data logic		
	UiERE	Set to "0"		
UiSMR	0 to 7	Set to "0"		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	0 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt		
	U0RRM, U1RRM	Set to "0"		
	CLKMD0	Invalid because CLKMD1 = 0		
CLKMD1 Set to "0"		Set to "0"		
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P64 pin		
	7	Set to "0"		

Note 1: The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.

Note 3: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0". i=0 to 2

Note 2: Set the U0C1 and U1C1 registers bit 4 to bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.

Table 2.11.7 lists the functions of the input/output pins during UART mode. Table 2.11.8 lists the P64 pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Table2.11.7. I/O Pin Functions

Pin name	Function	Method of selection	
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)	
RxDi (P62, P66, P71)	Serial data input	PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (Can be used as an input port when performing transmission only)	
CLKi	Input/output port	UiMR register's CKDIR bit=0	
(P61, P65, P72) Transfer clock input		UiMR register's CKDIR bit=1 PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0	
(P60, P64, P73) UiC0 regist		UiC0 register's CRD bit=0 UiC0 register's CRS bit=0 PD6 register's PD6_0 bit=0, PD6_4 bit=0, PD7 register's PD7_3 bit=0	
	RTS output	UiC0 register's CRD bit=0 UiC0 register's CRS bit=1	
	Input/output port	UiC0 register's CRD bit=1	

Table 2.11.8. P64 Pin Functions

Pin function	Bit set value				
	U1C0 register		UCON register		PD6 register
	CRD	CRS	RCSP	CLKMD1	PD6_4
P64	1		0	0	Input: 0, Output: 1
CTS ₁	0	0	0	0	0
RTS ₁	0	1	0	0	
CTS ₀ (Note)	0	0	1	0	0

Note: In addition to this, set the U0C0 register's CRD bit to "0" (CTS0/RTS0 enabled) and the U0C0 register's CRS bit to "1" (RTS0 selected).




Figure 2.11.15. Transmit Operation




Figure 2.11.16. Receive Operation

(a) LSB First/MSB First Select Function

As shown in Figure 2.11.17, use the UiC0 register's UFORM bit to select the transfer format. This function is valid when transfer data is 8 bits long.




Figure 2.11.17. Transfer Format

(b) Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 2.11.18 shows serial data logic.




Figure 2.11.18. Serial Data Logic Switching

(c) TxD and RxD I/O Polarity Inverse Function

This function inverses the polarities of the TxDi pin output and RxDi pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. Figure 2.11.19 shows the TxD pin output and RxD pin input polarity inverse.




Figure 2.11.19. TxD and RxD I/O Polarity Inverse

(d) CTS/RTS Separate Function (UART0)

This function separates $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$, outputs $\overline{\text{RTS}}_0$ from the P60 pin, and accepts as input the $\overline{\text{CTS}}_0$ from the P64 pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0 CTS/RTS)
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 CTS/RTS)
- U1C0 register's CRS bit = 0 (inputs UART1 CTS)
- UCON register's RCSP bit = 1 (inputs CTSo from the P64 pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the $\overline{\text{CTS}/\text{RTS}}$ separate function, UART1 $\overline{\text{CTS}/\text{RTS}}$ separate function cannot be used.




Figure 2.11.20. CTS/RTS Separate Function

2.11.4 Special Mode 1 (I²C mode)

 I^2C mode is provided for use as a simplified I^2C interface compatible mode. Table 2.11.9 lists the specifications of the I^2C mode. Table 2.11.10 lists the registers used in the I^2C mode and the register values set. Figure 2.11.21 shows the block diagram for I^2C mode. Figure 2.11.22 shows SCLi timing.

As shown in Table 2.11.12, the microcomputer is placed in I²C mode by setting the SMD2 to SMD0 bits to '0102' and the IICM bit to "1". Because SDAi transmit output has a delay circuit attached, SDAi output does not change state until SCLi goes low and remains stably low.

Table 2.11.9. I²C Mode Specifications

Item	Specification			
Transfer data format	Transfer data length: 8 bits			
Transfer clock	During master			
	UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)			
	fj = f1SiO, f2SiO, f8SiO, f32SiO. n: Setting value of UiBRG register 0016 to FF16			
	During slave			
	CKDIR bit = "1" (external clock) : Input from SCLi pin			
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)			
	- The TE bit of UiC1 register= 1 (transmission enabled)			
	The TI bit of UiC1 register = 0 (data present in UiTB register)			
Reception start condition	Before reception can start, the following requirements must be met (Note 1)			
	- The RE bit of UiC1 register= 1 (reception enabled)			
	- The TE bit of UiC1 register= 1 (transmission enabled)			
	- The TI bit of UiC1 register= 0 (data present in the UiTB register)			
Interrupt request	When start or stop condition is detected, acknowledge undetected, and acknowledge			
generation timing	detected			
Error detection	Overrun error (Note 2)			
	This error occurs if the serial I/O started receiving the next data before reading the			
	UiRB register and received the 8th bit of the next data			
Select function	Arbitration lost			
	Timing at which the UiRB register's ABT bit is updated can be selected			
	SDAi digital delay			
	No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable			
	Clock phase setting			
	With or without clock delay selectable			

Note 1: When an external clock is selected, the conditions must be met while the external clock is in the high state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.




Figure 2.11.21. I²C Mode Block Diagram

Table2.11.10. Registers to Be Used and Settings in I²C Mode (1) (Continued)

Register	Bit	Function				
		Master	Slave			
UiTB ³	0 to 7	Set transmission data	Set transmission data			
UiRB ³	0 to 7	Reception data can be read	Reception data can be read			
	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit			
	ABT	Arbitration lost detection flag	Invalid			
	OER	Overrun error flag	Overrun error flag			
UiBRG	0 to 7	Set a transfer rate	Invalid			
UiMR ³	SMD2 to SMD0	Set to '0102'	Set to '0102'			
	CKDIR	Set to "0"	Set to "1"			
	IOPOL	Set to "0"	Set to "0"			
UiC0	CLK1, CLK0	Select the count source for the UiBRG	Invalid			
		register				
	CRS	Invalid because CRD = 1	Invalid because CRD = 1			
	TXEPT	Transmit buffer empty flag	Transmit buffer empty flag			
	CRD	Set to "1"	Set to "1"			
	NCH	Set to "1" ²	Set to "1" ²			
	CKPOL	Set to "0"	Set to "0"			
	UFORM	Set to "1"	Set to "1"			
UiC1	TE	Set this bit to "1" to enable transmission	Set this bit to "1" to enable transmission			
0.0.	TI	Transmit buffer empty flag	Transmit buffer empty flag			
	RE	Set this bit to "1" to enable reception	Set this bit to "1" to enable reception			
	RI	Reception complete flag	Reception complete flag			
	U2IRS ¹	Invalid	Invalid			
	U2RRM ¹ ,	Set to "0"	Set to "0"			
	UiLCH, UiERE					
UiSMR	IICM	Set to "1"	Set to "1"			
CICIVITY	ABC	Select the timing at which arbitration-lost	Invalid			
	7.50	is detected	iiivalia			
	BBS	Bus busy flag	Bus busy flag			
	3 to 7	Set to "0"	Set to "0"			
UiSMR2	IICM2	Refer to Table 2.11.12	Refer to Table 2.11.12			
	CSC	Set this bit to "1" to enable clock	Set to "0"			
		synchronization				
	SWC	Set this bit to "1" to have SCLi output	Set this bit to "1" to have SCLi output			
		fixed to "L" at the falling edge of the 9th	fixed to "L" at the falling edge of the 9th			
		bit of clock	bit of clock			
	ALS	Set this bit to "1" to have SDAi output	Set to "0"			
		stopped when arbitration-lost is detected				
	STAC	Set to "0"	Set this bit to "1" to initialize UARTi at			
			start condition detection			
	SWC2	Set this bit to "1" to have SCLi output	Set this bit to "1" to have SCLi output			
	-	forcibly pulled low	forcibly pulled low			
	SDHI	Set this bit to "1" to disable SDAi output	Set this bit to "1" to disable SDAi output			
	7	Set to "0"	Set to "0"			
UiSMR3	0, 2, 4 and NODC	Set to "0"	Set to "0"			
3.5.711.0	CKPH	Refer to Table 2.11.12	Refer to Table 2.11.12			
	DL2 to DL0	Set the amount of SDAi digital delay	Set the amount of SDAi digital delay			
i=0 to 2	522 10 520	Set the difficult of SD/II digital delay	Cot the difficult of CD/11 digital delay			

i=0 to 2 Notes:

- 1. Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.
- 2. TxD2 pin is N channel open-drain output. Set the NCH bit in the U2C0 register to "0".
- 3. Not all register bits are described above. Set those bits to "0" when writing to the registers in I²C mode.

Table 2.11.11. Registers to Be Used and Settings in I²C Mode (2) (Continued)

Register	Bit	Function		
		Master	Slave	
UiSMR4	STAREQ	Set this bit to "1" to generate start	Set to "0"	
		condition		
	RSTAREQ	Set this bit to "1" to generate restart	Set to "0"	
		condition		
	STPREQ	Set this bit to "1" to generate stop	Set to "0"	
		condition		
	STSPSEL	Set this bit to "1" to output each condition	Set to "0"	
	ACKD	Select ACK or NACK	Select ACK or NACK	
	ACKC	Set this bit to "1" to output ACK data	Set this bit to "1" to output ACK data	
	SCLHI	Set this bit to "1" to have SCLi output	Set to "0"	
		stopped when stop condition is detected		
	SWC9	Set to "0"	Set this bit to "1" to set the SCLi to "L"	
			hold at the falling edge of the 9th bit of	
			clock	
IFSR2A	IFSR26, ISFR27	Set to "1"	Set to "1"	
UCON	U0IRS, U1IRS	Invalid	Invalid	
	2 to 7	Set to "0"	Set to "0"	

i=0 to 2

Table 2.11.12. I²C Mode Functions

Function	Clock synchronous serial I/O	I ² C mode (SMD2 to SMD0 = 0102, IICM = 1)			
	mode (SMD2 to SMD0 = 0012, IICM = 0)	IICM2 = 0 (NACK/ACK interrupt)		IICM2 = 1 (UART transmit/ receive interrupt)	
		CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)
Factor of interrupt number 6, 7 and 10 (Note 1, 5, 7)		Start condition detection or stop condition detection (Refer to "Table 2.11.13. STSPSEL Bit Functions")			
Factor of interrupt number 15, 17 and 19 (Note 1, 6)	UARTi transmission Transmission started or completed (selected by UiIRS)	No acknowledgr detection (NACk Rising edge of S	()	UARTi transmission Rising edge of SCLi 9th bit	UARTi transmission Falling edge of SCL next to the 9th bit
Factor of interrupt number 16, 18 and 20 (Note 1, 6)	UARTi reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgment detection (ACK) Rising edge of SCLi 9th bit UARTi reception Falling edge of SCLi 9th bit			
Timing for transferring data from the UART reception shift register to the UiRB register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of S	SCLi 9th bit	Falling edge of SCLi 9th bit	Falling and rising edges of SCLi 9th bit
UARTi transmission output delay	Not delayed	Delayed			
Functions of P63, P67 and P70 pins	TxDi output	SDAi input/output			
Functions of P62, P66 and P71 pins	RxDi input	SCLi input/output			
Functions of P61, P65 and P72 pins	CLKi input or output selected	——— (Cannot be used in I ² C mode)			
Noise filter width	15ns	200ns			
Read RxDi and SCLi pin levels	Possible when the corresponding port direction bit = 0	Always possible no matter how the corresponding port direction bit is set			
Initial value of TxDi and SDAi outputs	CKPOL = 0 (H) CKPOL = 1 (L)	The value set in the port register before setting I ² C mode (Note 2)			
Initial and end values of SCLi		Н	L	Н	L
DMA1 factor (Refer to Fig 2.11.22)	UARTi reception	Acknowledgment detection (ACK)		UARTi reception Falling edge of SCLi 9th bit	
Store received data	1st to 8th bits are stored in UiRB register bit 0 to bit 7	1st to 8th bits are stored in UiRB register bit 7 to bit 0		1st to 7th bits are stored in UiRB register bit 6 to bit 0, with 8th bit stored in UiRB register bit 8	
					1st to 8th bits are stored in UiRB register bit 7 to bit 0 (Note 3)
Read received data	UiRB register status is read directly as is				Read UiRB register Bit 6 to bit 0 as bit 7 to bit 1, and bit 8 as bit 0 (Note 4)

i = 0 to 2

UiSMR3 register Note 2: Set the initial value of SDAi output while the UiMR register's SMD2 to SMD0 bits = '0002' (serial I/O disabled).

Note 3: Second data transfer to UiRB register (Rising edge of SCLi 9th bit)

Note 4: First data transfer to UiRB register (Falling edge of SCLi 9th bit)

Note 5: Refer to "Figure 2.11.24. STSPSEL Bit Functions".
Note 6: Refer to "Figure 2.11.22. Transfer to UiRB Register and Interrupt Timing"

Note 7: When using UART0, be sure to set the IFSR26 bit in the IFSR2A register to "1" (cause of interrupt: UART0 bus collision). When using UART1, be sure to set the IFSR26 bit in the IFSR2A register to "1" (cause of interrupt: UART1 bus collision).

Note 1: If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). (Refer to "precautions for interrupts" of the Usage Notes Reference Book.) If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to clear the IR bit to "0" (interrupt not requested) after changing those bits. SMD2 to SMD0 bits in the UiMR register, IICM bit in the UiSMR register, IICM2 bit in the UiSMR2 register, CKPH bit in the




Figure 2.11.22. Transfer to UiRB Register and Interrupt Timing

• Detection of Start and Stop Condtion

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDAi pin changes state from high to low while the SCLi pin is in the high state. A stop condition-detected interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in the high state.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the UiSMR register's BBS bit to determine which interrupt source is requesting the interrupt.




Figure 2.11.23. Detection of Start and Stop Condition

Output of Start and Stop Condition

A start condition is generated by setting the UiSMR4 register (i = 0 to 2)'s STAREQ bit to "1" (start). A restart condition is generated by setting the UiSMR4 register's RSTAREQ bit to "1" (start).

A stop condition is generated by setting the UiSMR4 register's STPREQ bit to "1" (start).

The output procedure is described below.

- (1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to "1" (start).
- (2) Set the STSPSEL bit in the UiSMR4 register to "1" (output).

The function of the STSPSEL bit is shown in Table 2.11.13 and Figure 2.11.24.

Table 2.11.13. STSPSEL Bit Functions

Function	STSPSEL = 0	STSPSEL = 1
Output of SCLi and SDAi pins	Output of transfer clock and	Output of a start/stop condition
	data	according to the STAREQ,
	Output of start/stop condition is	RSTAREQ and STPREQ bit
	accomplished by a program	
	using ports (not automatically	
	generated in hardware)	
Star/stop condition interrupt	Start/stop condition detection	Finish generating start/stop condi-
request generation timing		tion




Figure 2.11.24. STSPSEL Bit Functions

Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the UiSMR register's ABC bit to select the timing at which the UiRB register's ABT bit is updated. If the ABC bit = 0 (updated bitwise), the ABT bit is set to "1" at the same time unmatching is detected during check, and is cleared to "0" when not detected. In cases when the ABC bit is set to "1", if unmatching is detected even once during check, the ABT bit is set to "1" (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bytewise, clear the ABT bit to "0" (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the UiSMR2 register's ALS bit to "1" (SDA output stop enabled) causes arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to "1" (unmatching detected).

Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 2.11.24.

The UiSMR2 register's CSC bit is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to "1" (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the UiBRG register value is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transfer clock is comprised of the logical product of the internal SCLi and SCLi pin signal. The transfer clock works from a half period before the falling edge of the internal SCLi 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock. The UiSMR2 register's SWC bit allows to select whether the SCLi pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the UiSMR4 register's SCLHI bit is set to "1" (enabled), SCLi output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the UiSMR2 register's SWC2 bit = 1 (0 output) makes it possible to forcibly output a low-level signal from the SCLi pin even while sending or receiving data. Clearing the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a low-level signal.

If the UiSMR4 register's SWC9 bit is set to "1" (SCL hold low enabled) when the UiSMR3 register's CKPH bit = 1, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

SDA Output

The data written to the UiTB register bit 7 to bit 0 (D7 to D0) is sequentially output beginning with D7. The ninth bit (D8) is ACK or NACK.

The initial value of SDAi transmit output can only be set when IICM = 1 (I^2C mode) and the UiMR register's SMD2 to SMD0 bits = '0002' (serial I/O disabled).

The UiSMR3 register's DL2 to DL0 bits allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.

Setting the UiSMR2 register's SDHI bit = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to "1" (detected).

SDA Input

When the IICM2 bit = 0, the 1st to 8th bits (D7 to D0) of received data are stored in the UiRB register bit 7 to bit 0. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D7 to D1) of received data are stored in the UiRB register bit 6 to bit 0 and the 8th bit (D0) is stored in the UiRB register bit 8. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read out by reading the UiRB register after the rising edge of the corresponding clock pulse of 9th bit.

ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to "0" (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is se to "1" (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit = 0, a NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACKi is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

• Initialization of Transmission/Reception

If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to "1" (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UARTi transmission/reception is started using this function, the TI does not change state. Note also that when using this function, the selected transfer clock should be an external clock.



2.11.5 Special Mode 2

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. Table 2.11.14 lists the specifications of Special Mode 2. Table 2.11.15 lists the registers used in Special Mode 2 and the register values set. Figure 2.11.25 shows communication control example for Special Mode 2.

Table 2.11.14. Special Mode 2 Specifications

Item	Specification	
Transfer data format	Transfer data length: 8 bits	
Transfer clock	Master mode	
	UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)	
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16	
	Slave mode	
	CKDIR bit = "1" (external clock selected) : Input from CLKi pin	
Transmit/receive control	Controlled by input/output ports	
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)	
	 The TE bit of UiC1 register= 1 (transmission enabled) 	
	The TI bit of UiC1 register = 0 (data present in UiTB register)	
Reception start condition	Before reception can start, the following requirements must be met (Note 1)	
	- The RE bit of UiC1 register= 1 (reception enabled)	
	- The TE bit of UiC1 register= 1 (transmission enabled)	
	- The TI bit of UiC1 register= 0 (data present in the UiTB register)	
Interrupt request	For transmission, one of the following conditions can be selected	
generation timing	- The UiIRS bit of UiC1 register = 0 (transmit buffer empty): when transferring data	
	from the UiTB register to the UARTi transmit register (at start of transmission)	
	- The UilRS bit =1 (transfer completed): when the serial I/O finished sending data from	
	the UARTi transmit register	
	For reception	
	When transferring data from the UARTi receive register to the UiRB register (at	
	completion of reception)	
Error detection	Overrun error (Note 2)	
	This error occurs if the serial I/O started receiving the next data before reading the	
	UiRB register and received the 7th bit of the next data	
Select function	Clock phase setting	
	Selectable from four combinations of transfer clock polarities and phases	

Note 1: When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.




Figure 2.11.25. Serial Bus Communication Control Example (UART2)

Table 2.11.15. Registers to Be Used and Settings in Special Mode 2

Register	Bit	Function		
UiTB(Note3)	0 to 7	Set transmission data		
UiRB(Note3) 0 to 7		Reception data can be read		
	OER	Overrun error flag		
UiBRG	0 to 7	Set a transfer rate		
UiMR(Note3)	SMD2 to SMD0	Set to '0012'		
	CKDIR	Set this bit to "0" for master mode or "1" for slave mode		
	IOPOL	Set to "0"		
UiC0	CLK1, CLK0	Select the count source for the UiBRG register		
	CRS	Invalid because CRD = 1		
	TXEPT	Transmit register empty flag		
	CRD	Set to "1"		
	NCH	Select TxDi pin output format(Note 2)		
	CKPOL	Clock phases can be set in combination with the UiSMR3 register's CKPH bit		
	UFORM	Set to "0"		
UiC1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS (Note 1)	Select UART2 transmit interrupt cause		
	U2RRM(Note 1),	Set to "0"		
	U2LCH, UiERE			
UiSMR	0 to 7	Set to "0"		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	CKPH	Clock phases can be set in combination with the UiC0 register's CKPOL bit		
	NODC	Set to "0"		
	0, 2, 4 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
UCON	U0IRS, U1IRS	Select UART0 and UART1 transmit interrupt cause		
	U0RRM, U1RRM	Set to "0"		
	CLKMD0	Invalid because CLKMD1 = 0		
-	CLKMD1, RCSP, 7	Set to "0"		

Note 1: Set the U0C0 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in Special Mode 2.

i = 0 to 2

• Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the UiSMR3 register's CKPH bit and the UiC0 register's CKPOL bit.

Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated.

(a) Master (Internal Clock)

Figure 2.11.26 shows the transmission and reception timing in master (internal clock).

(b) Slave (External Clock)

Figure 2.11.27 shows the transmission and reception timing (CKPH=0) in slave (external clock) while Figure 2.11.28 shows the transmission and reception timing (CKPH=1) in slave (external clock).




Figure 2.11.26. Transmission and Reception Timing in Master Mode (Internal Clock)




Figure 2.11.27. Transmission and Reception Timing (CKPH=0) in Slave Mode (External Clock)




Figure 2.11.28. Transmission and Reception Timing (CKPH=1) in Slave Mode (External Clock)

2.11.6 Special Mode 3 (IE mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.

Table 2.11.16 lists the registers used in IE mode and the register values set. Figure 2.11.29 shows the functions of bus collision detect function related bits.

If the TxDi pin (i = 0 to 2) output level and RxDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.

Use the IFSR2A register's IFSR26 and IFSR27 bits to enable the UART0/UART1 bus collision detect function.

Table 2.11.16. Registers to Be Used and Settings in IE Mode

Register	Bit	Function		
UiTB	0 to 8	Set transmission data		
UiRB(Note3)	0 to 8	Reception data can be read		
OER,FER,PER,SUI		Error flag		
UiBRG	0 to 7	Set a transfer rate		
UiMR	SMD2 to SMD0	Set to '1102'		
·	CKDIR	Select the internal clock or external clock		
·	STPS	Set to "0"		
·	PRY	Invalid because PRYE=0		
·	PRYE	Set to "0"		
·	IOPOL	Select the TxD/RxD input/output polarity		
UiC0	CLK1, CLK0	Select the count source for the UiBRG register		
·	CRS	Invalid because CRD=1		
·	TXEPT	Transmit register empty flag		
·	CRD	Set to "1"		
·	NCH	Select TxDi pin output mode (Note 2)		
·	CKPOL	Set to "0"		
·	UFORM	Set to "0"		
UiC1	TE	Set this bit to "1" to enable transmission		
·	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
·	RI	Reception complete flag		
·	U2IRS (Note 1)	Select the source of UART2 transmit interrupt		
·	UiRRM (Note 1),	Set to "0"		
	UiLCH, UiERE			
UiSMR	0 to 3, 7	Set to "0"		
	ABSCS	Select the sampling timing at which to detect a bus collision		
·	ACSE	Set this bit to "1" to use the auto clear function of transmit enable bit		
	SSS	Select the transmit start condition		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	0 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
IFSR2A	IFSR26, IFSR27	Set to "1"		
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt		
·	U0RRM, U1RRM	Set to "0"		
İ	CLKMD0	Invalid because CLKMD1 = 0		
	CLKMD1,RCSP,7	Set to "0"		
Inte 1: Set	the LICCO and LICC	I registers bit 4 and bit 5 to "0". The UOIRS, U1IRS, U0RRM and U1RRM bits		

Note 1: Set the U0C0 and U1C1 registers bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in IEmode. i= 0 to 2




Figure 2.11.29. Bus Collision Detect Function-Related Bits

2.11.7 Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows to output a low from the TxD2 pin when a parity error is detected. Tables 2.11.17 lists the specifications of SIM mode. Table 2.11.18 lists the registers used in the SIM mode and the register values set.

Table 2.11.17. SIM Mode Specifications

Item	Specification
Transfer data format	Direct format
	Inverse format
Transfer clock	• U2MR register's CKDIR bit = "0" (internal clock) : fi/ 16(n+1)
	fi = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of U2BRG register 0016 to FF16
	• CKDIR bit = "1" (external clock) : fEXT/16(n+1)
	fext: Input from CLK2 pin. n: Setting value of U2BRG register 0016 to FF16
Transmission start condition	Before transmission can start, the following requirements must be met
	The TE bit of U2C1 register= 1 (transmission enabled)
	The TI bit of U2C1 register = 0 (data present in U2TB register)
Reception start condition	Before reception can start, the following requirements must be met
	The RE bit of U2C1 register= 1 (reception enabled)
	- Start bit detection
Interrupt request	For transmission
generation timing	When the serial I/O finished sending data from the U2TB transfer register (U2IRS bit =1)
(Note 2)	For reception
	When transferring data from the UART2 receive register to the U2RB register (at
	completion of reception)
Error detection	Overrun error (Note 1)
	This error occurs if the serial I/O started receiving the next data before reading the
	U2RB register and received the bit one before the last stop bit of the next data
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	During reception, if a parity error is detected, parity error signal is output from the
	TxD2 pin.
	During transmission, a parity error is detected by the level of input to the RxD2 pin
	when a transmission interrupt occurs
	Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered

Note 1: If an overrun error occurs, the value of U2RB register will be indeterminate. The IR bit of S2RIC register does not change.

Note 2: A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.

Table 2.11.18. Registers to Be Used and Settings in SIM Mode

Register	Bit	Function	
U2TB(Note)	0 to 7	Set transmission data	
U2RB(Note)	0 to 7	Reception data can be read	
		•	
U2BRG	0 to 7	Set a transfer rate	
U2MR	SMD2 to SMD0	Set to '1012'	
	CKDIR	Select the internal clock or external clock	
	STPS	Set to "0"	
	PRY	Set this bit to "1" for direct format or "0" for inverse format	
	PRYE	Set to "1"	
	IOPOL	Set to "0"	
U2C0	CLK1, CLK0	Select the count source for the U2BRG register	
	CRS	Invalid because CRD=1	
	TXEPT	Transmit register empty flag	
	CRD	Set to "1"	
Ī	NCH	Set to "0"	
	CKPOL	Set to "0"	
	UFORM	Set this bit to "0" for direct format or "1" for inverse format	
U2C1	TE	Set this bit to "1" to enable transmission	
	TI	Transmit buffer empty flag	
	RE	Set this bit to "1" to enable reception	
	RI	Reception complete flag	
Ī	U2IRS	Set to "1"	
Ī	U2RRM	Set to "0"	
Ī	U2LCH	Set this bit to "0" for direct format or "1" for inverse format	
	U2ERE	Set to "1"	
U2SMR(Note)	0 to 3	Set to "0"	
U2SMR2	0 to 7	Set to "0"	
U2SMR3	0 to 7	Set to "0"	
U2SMR4	0 to 7	Set to "0"	

Note: Not all register bits are described above. Set those bits to "0" when writing to the registers in SIM mode.




Figure 2.11.30. Transmit and Receive Timing in SIM Mode

Figure 2.11.31 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.




Figure 2.11.31. SIM Interface Connection

(a) Parity Error Signal Output

The parity error signal is enabled by setting the U2C1 register's U2ERE bit to "1".

When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in Figure 2.11.32. If the R2RB register is read while outputting a parity error signal, the PER bit is cleared to "0" and at the same time the TxD2 output is returned high.

When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service routine.




Figure 2.11.32. Parity Error Signal Output Timing

(b) Format

Direct Format

Set the U2MR register's PRY bit to "1", U2C0 register's UFORM bit to "0" and U2C1 register's U2LCH bit to "0".

Inverse Format

Set the PRY bit to "0", UFORM bit to "1" and U2LCH bit to "1".

Figure 2.11.33 shows the SIM interface format.




Figure 2.11.33. SIM Interface Format

2.11.8 SI/O3 and SI/O4

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.

Figure 2.11.34 shows the block diagram of SI/O3 and SI/O4, and Figure 2.11.35 shows the SI/O3 and SI/O4-related registers.

Table 2.11.19 shows the specifications of SI/O3 and SI/O4.





Figure 2.11.34. SI/O3 and SI/O4 Block Diagram


S I/Oi control register (i = 3, 4) (Note 1) Symbol Address After reset S3C 036216 010000016 S4C 036616 010000016 Bit Bit name Description RW symbol SMiO Internal synchronous 0 0: Selecting f1sio or f2sio RW clock select bit 0 1: Selecting f8SIO SMi1 10: Selecting f32SIO RW 11: Must not be set. Souti output disable bit SMi2 0 : Souтi output RW (Note 4) 1: Souti output disable(high impedance) S I/Oi port select bit 0: Input/output port SMi3 RW 1: Souтi output, CLKi function 0: Transmit data is output at falling edge of CLK polarity select bit SMi4 transfer clock and receive data is input at rising edge RW 1: Transmit data is output at rising edge of transfer clock and receive data is input at falling edge SMi5 0: LSB first Transfer direction select RW 1: MSB first SMi6 Synchronous clock 0: External clock (Note 2) RW 1: Internal clock (Note 3) select bit SMi7 Souti initial value Effective when SMi3 = 0 RW set bit 0: "L" output 1: "H" output

SI/Oi bit rate generator (i = 3, 4) (Notes 1, 2)



Note 1: Write to this register while serial I/O is neither transmitting nor receiving.

SI/Oi transmit/receive register (i = 3, 4) (Note 1, 2)



Note 1: Write to this register while serial I/O is neither transmitting nor receiving.

Note 2: To receive data, set the corresponding port direction bit for SINI to "0" (input mode).

Figure 2.11.35. S3C and S4C Registers, S3BRG and S4BRG Registers, and S3TRR and S4TRR Registers

Note 1: Make sure this register is written to by the next instruction after setting the PRCR register's PRC2 bit to "1" (write enable).

Note 2: Set the SMi3 bit to "1" and the corresponding port direction bit to "0" (input mode).

Note 3: Set the SMi3 bit to "1" (SouTi output, CLKi function).

Note 4: When the SMi2 bit is set to "1", the target pin goes to a high-impedance state regardless of which function of the pin is being used.

Note 2: Use MOV instruction to write to this register.

Table 2.11.19. SI/O3 and SI/O4 Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• SiC (i=3, 4) register's SMi6 bit = "1" (internal clock) : fj/ 2(n+1)
	fj = f1SIO, f8SIO, f32SIO. n=Setting value of SiBRG register 0016 to FF16.
	SMi6 bit = "0" (external clock) : Input from CLKi pin (Note 1)
Transmission/reception	Before transmission/reception can start, the following requirements must be met
start condition	Write transmit data to the SiTRR register (Notes 2, 3)
Interrupt request	When SiC register's SMi4 bit = 0
generation timing	The rising edge of the last transfer clock pulse (Note 4)
	• When SMi4 = 1
	The falling edge of the last transfer clock pulse (Note 4)
CLKi pin fucntion	I/O port, transfer clock input, transfer clock output
Souti pin function	I/O port, transmit data output, high-impedance
SINi pin function	I/O port, receive data input
Select function	LSB first or MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Function for setting an So∪Ti initial value set function
	When the SiC register's SMi6 bit = 0 (external clock), the Souti pin output level while
	not tranmitting can be selected.
	CLK polarity selection
	Whether transmit data is output/input timing at the rising edge or falling edge of
	transfer clock can be selected.

Note 1: To set the SiC register's SMi6 bit to "0" (external clock), follow the procedure described below.

- If the SiC register's SMi4 bit = 0, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SiC register's SMi7 bit.
- If the SMi4 bit = 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.
- Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock after supplying eight pulses. If the SMi6 bit = 1 (internal clock), the transfer clock automatically stops.
- Note 2: Unlike UART0 to UART2, SI/Oi (i = 3 to 4) is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
- Note 3: When the SiC register's SMi6 bit = 1 (internal clock), SouTi retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, SouTi immediately goes to a high-impedance state, with the data hold time thereby reduced.
- Note 4: When the SiC register's SMi6 bit = 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit = 0, or stops in the low state if the SMi4 bit = 1.

(a) SI/Oi Operation Timing

Figure 2.11.36 shows the SI/Oi operation timing




Figure 2.11.36. SI/Oi Operation Timing

(b) CLK Polarity Selection

The SiC register's SMi4 bit allows selection of the polarity of the transfer clock. Figure 2.11.37 shows the polarity of the transfer clock.




Figure 2.11.37. Polarity of Transfer Clock

(c) Functions for Setting an SouTi Initial Value

If the SiC register's SMi6 bit = 0 (external clock), the SOUTi pin output can be fixed high or low when not transferring. Figure 2.11.38 shows the timing chart for setting an SOUTi initial value and how to set it.




Figure 2.11.38. Souti's Initial Value Setting

2.12 A-D Converter

The microcomputer contains one A-D converter circuit based on 8-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P100 to P107, P95 and P96. Similarly, $\overline{\text{ADTRG}}$ input shares the pin with P97. Therefore, when using these inputs, make sure the corresponding port direction bits are set to "0" (= input mode).

When not using the A-D converter, set the VCUT bit to "0" (= Vref unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

The A-D conversion result is stored in the ADi register bits for ANi, AN0i pins (i = 0 to 7).

Table 2.12.1 shows the performance of the A-D converter. Figure 2.12.1 shows the block diagram of the A-D converter, and Figures 2.12.2 and 2.12.3 show the A-D converter-related registers.

Table 2.12.1. Performance of A-D Converter

Item	Performance	
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)	
Analog input voltage (Note 1)	0V to AVcc (Vcc)	
Operating clock \$\phiAD\$ (Note 2)	fAD/divide-by-2 of fAD/divide-by-3 of fAD/divide-by-4 of fAD/divide-by-6 of	
	fAD/divide-by-12 of fAD	
Resolution	8-bit	
Integral nonlinearity error	When AVCC = VREF = 5V	
	With 8-bit resolution: ±3LSB	
	- ANEX0 and ANEX1 input (including mode in which external operation	
	amp is connected) : ±4LSB	
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,	
	and repeat sweep mode 1	
Analog input pins	8 pins (ANo to AN7) + 2 pins (ANEXO and ANEX1)	
A-D conversion start condition	Software trigger	
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)	
	External trigger (retriggerable)	
	Input on the ADTRG pin changes state from high to low after the ADST bit is	
	set to "1" (A-D conversion starts)	
Conversion speed per pin	Without sample and hold function	
	8-bit resolution: 49	
	With sample and hold function	
	8-bit resolution: 28	

Note 1: Does not depend on use of sample and hold function.

Note 2: The fAD frequency must be 10 MHz or less.

Without sample-and-hold function, limit the fAD frequency to 250kHz or less.

With the sample and hold function, limit the fAD frequency to 1MHz or less.





Figure 2.12.1. A-D Converter Block Diagram

A-D control register 0 (Note) Symbol Address After reset ADCON0 03D616 00000XXX2 Bit symbol Bit name F unction RW CH₀ Analog input pin select bit Function varies with each operation mode RWCH1 RW RW CH₂ A-D operation mode 0 0 : One-shot mode MD0 RW select bit 0 0 1 : Repeat mode 1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 or MD1 RW Repeat sweep mode 1 Trigger select bit 0 : Software trigger **TRG** RW 1: ADTRG trigger A-D conversion start flag 0 : A-D conversion disabled **ADST** RW 1: A-D conversion started CKS0 Frequency select bit 0 See Note 3 for the ADCON2 register RW

Note: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.


A-D control register 1 (Note 1)



Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.

Note 2: If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 μs or more before starting A-D conversion.

Figure 2.12.2. ADCON0 to ADCON1 Registers



Note 1: If the ADCON2 register is rewritten during A-D conversion, the conversion result will be indeterminate.

Note 2: The ØAD frequency must be 10 MHz or less. The selected ØAD frequency is determined by a combination of the ADCON0 register's CKS0 bit, ADCON1 register's CKS1 bit, and ADCON2 register's CKS2 bit.

CKS0	CKS1	CKS2	ØAD
0	0	0	Divide-by-4 of fAD
0	0	1	Divide-by-2 of fAD
0	1	0	fAD
0	1	1	
1	0	0	Ddivide-by-12 of fAD
1	0	1	Divide-by-6 of fAD
1	1	0	Divide-by-3 of fAD
1	1	1	





Figure 2.12.3. ADCON2 Register, and AD0 to AD7 Registers

(1) One-shot Mode


In this mode, the input voltage on one selected pin is A-D converted once. Table 2.12.2 shows the specifications of one-shot mode. Figure 2.12.4 shows the ADCON0 to ADCON1 registers in one-shot mode.

Table 2.12.2. One-shot Mode Specifications

Item	Specification
Function	The input voltage on one pin selected by the ADCON0 register's CH2 to CH0
	bits and the ADCON1 register's OPA1 to OPA0 bits is A-D converted once.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	• Completion of A-D conversion (If a software trigger is selected, the ADST bit
	is cleared to "0" (A-D conversion halted).)
	• Set the ADST bit to "0"
Interrupt request generation timing	Completion of A-D conversion
Analog input pin	Select one pin from ANo to AN7, ANEXO to ANEX1
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin



A-D control register 1 (Note)



Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.

Note 2: If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A-D conversion.

Figure 2.12.4. ADCON0 Register and ADCON1 Register (One-shot Mode)

(2) Repeat mode

In this mode, the input voltage on one selected pin is A-D converted repeatedly. Table 2.12.3 shows the specifications of repeat mode. Figure 2.12.5 shows the ADCON0 to ADCON1 registers in repeat mode.


Table 2.12.3. Repeat Mode Specifications

Item	Specification
Function	The input voltage on one pin selected by the ADCON0 register's CH2 to CH0
	bits and the ADCON1 register's OPA1 to OPA0 bits is A-D converted
	repeatdly.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pin	Select one pin from ANo to AN7, ANEXO to ANEX1
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

A-D control register 0 (Note 1) Symbol Address After reset 0 1 ADCON0 03D616 00000XXX2 Bit symbol RW Bit name Function Analog input pin CH₀ 0 0 0: ANo is selected RW select bit 0 0 1: AN1 is selected 0 1 0: AN2 is selected CH1 0 1 1: AN3 is selected RW 1 0 0 : AN4 is selected 1 0 1: AN5 is selected 1 1 0 : AN6 is selected CH2 RW 1 1 1: AN7 is selected (Note 2) MD0 b4 b3 RW A-D operation mode 01: Repeat mode (Note 2) select bit 0 MD1 RW Trigger select bit 0: Software trigger **TRG** RW 1: ADTRG trigger ADST A-D conversion start flag 0 : A-D conversion disabled RW 1 : A-D conversion started CKS0 Frequency select bit 0 See Note 3 for the ADCON2 register RW

Note 1: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate. Note 2: After rewriting the MD1 to MD0 bits, set the CH2 to CH0 bits over again using another instruction.

A-D control register 1 (Note)



Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.

Note 2: If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A-D conversion.

Figure 2.12.5. ADCON0 Register and ADCON1 Register (Repeat Mode)

(3) Single Sweep Mode


In this mode, the input voltages on selected pins are A-D converted, one pin at a time. Table 2.12.4 shows the specifications of single sweep mode. Figure 2.12.6 shows the ADCON0 to ADCON1 registers in single sweep mode.

Table 2.12.4. Single Sweep Mode Specifications

Item	Specification
Function	The input voltages on pins selected by the ADCON1 register's SCAN1 to
	SCAN0 bits are A-D converted, one pin at a time.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	Completion of A-D conversion (If a software trigger is selected, the ADST bit
	is cleared to "0" (A-D conversion halted).)
	• Set the ADST bit to "0"
Interrupt request generation timing	Completion of A-D conversion
Analog input pin	Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), ANo
	to AN7 (8 pins)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

A-D control register 0 (Note) Symbol Address After reset 1 0 ADCON0 03D616 00000XXX2 **Function** Bit symbol Bit name RW Analog input pin Invalid in single sweep mode CH₀ RW select bit RW CH1 RW CH₂ RW MD0 A-D operation mode 10: Single sweep mode select bit 0 MD1 RW Trigger select bit 0 : Software trigger TRG RW 1: ADTRG trigger A-D conversion start flag 0: A-D conversion disabled **ADST** RW 1 : A-D conversion started Frequency select bit 0 CKS0 See Note 3 for the ADCON2 register RW Note: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.

A-D control register 1 (Note 1)



Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate. Note 2: If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A-D conversion.

Figure 2.12.6. ADCON0 Register and ADCON1 Register (Single Sweep Mode)

(4) Repeat Sweep Mode 0

In this mode, the input voltages on selected pins are A-D converted repeatedly. Table 2.12.5 shows the specifications of repeat sweep mode 0. Figure 2.12.7 shows the ADCON0 to ADCON1 registers in repeat sweep mode 0.

Table 2.12.5. Repeat Sweep Mode 0 Specifications

Item	Specification
Function	The input voltages on pins selected by the ADCON1 register's SCAN1 to
	SCAN0 bits are A-D converted repeatdly.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pin	Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), ANo
	to AN7 (8 pins)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin





Figure 2.12.7. ADCON0 Register and ADCON1 Registers (Repeat Sweep Mode 0)

(5) Repeat Sweep Mode 1

In this mode, the input voltages on all pins are A-D converted repeatedly, with priority given to the selected pins. Table 2.12.6 shows the specifications of repeat sweep mode 1. Figure 2.12.8 shows the ADCON0 to ADCON1 registers in repeat sweep mode 1.

Table 2.12.6. Repeat Sweep Mode 1 Specifications

Item	Specification
Function	The input voltages on all selected pins are A-D converted repeatdly, with prior-
	ity given to pins selected by the ADCON1 register's SCAN1 to SCAN0 bits.
	Example: If ANo selected, input voltages are A-D converted in order of
	$AN_0 \rightarrow AN_1 \rightarrow AN_0 \rightarrow AN_2 \rightarrow AN_0 \rightarrow AN_3$, and so on.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pins to be given	Select from ANo (1 pins), ANo to AN1 (2 pins), ANo to AN2 (3 pins), ANo to AN3
priority when A-D converted	(4 pins)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin



	⊥ ADCON	I1 03D7 ₁₆	0016	
	Bit symbol	Bit name	Function	RW
	SCAN0	A-D sweep pin select bit	When repeat sweep mode 1 is selected bit b0 0 0 : ANo (1 pin)	RW
	SCAN1		0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins) 1 1 : ANo to AN3 (4 pins)	RW
	MD2	A-D operation mode select bit 1	Set to "1" when repeat sweep mode 1 is selected	RW
	(b3)	Reserved bit	Must always be set to "0"	RW
	CKS1	Frequency select bit 1	See Note 2 for the ADCON2 register	RW
	VCUT	Vref connect bit (Note 2)	1 : Vref connected	RW
<u> </u>	OPA0	External op-amp connection mode bit	0 0: ANEX0 and ANEX1 are not used 0 1: Must not be set 1 0: Must not be set 1 1: External op-amp connection mode	RW
<u> </u>	OPA1			RW

Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.

Note 2: If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 μs or more before starting A-D conversion.

Figure 2.12.8. ADCON0 Register and ADCON1 Register (Repeat Sweep Mode 1)

(a) Sample and Hold

If the ADCON2 register's SMP bit is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ØAD cycles for 8-bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample-and-hold function before starting A-D conversion.

(b) Extended Analog Input Pins

In one-shot and repeat modes, the ANEX0 and ANEX1 pins can be used as analog input pins. Use the ADCON1 register's OPA1 to OPA0 bits to select whether or not use ANEX0 and ANEX1.

The A-D conversion results of ANEX0 and ANEX1 inputs are stored in the AD0 and AD1 registers, respectively.

(c) External Operation Amp Connection Mode

Multiple analog inputs can be amplified using a single external op-amp via the ANXE0 and ANEX1 pins. Set the ADCON1 register's OPA1 OPA0 bits to '112' (external op-amp connection mode). The inputs from ANi (i = 0 to 7) are output from the ANEX0 pin. Amplify this output with an external op-amp before sending it back to the ANEX1 pin. The A-D conversion result is stored in the corresponding ADi register. The A-D conversion speed depends on the response characteristics of the external op-amp. Note that the ANXE0 and ANEX1 pins cannot be directly connected to each other. Figure 2.12.9 is an example of how to connect the pins in external operation amp.




Figure 2.12.9. External Op-amp Connection

(d) Current Consumption Reducing Function

When not using the A-D converter, its resistor ladder and reference voltage input pin (VREF) can be separated using the ADCON1 register's VCUT bit. When separated, no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

To use the A-D converter, set the VCUT bit to "1" (VREF connected) and then set the ADCON0 register's ADST bit to "1" (A-D conversion start). The VCUT and ADST bits cannot be set to "1" at the same time. Nor can the VCUT bit be set to "0" (VREF unconnected) during A-D conversion.

(e) Analog Input Pin and External Sensor Equivalent Circuit Example

Figure 2.12.10 shows analog input pin and external sensor equivalent circuit example.




Figure 2.12.10. Analog Input Pin and External Sensor Equivalent Circuit

(f) Caution of Using A-D Converter

- (1) Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the ADCON0 register's TGR bit = 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to "0" (input mode).
- (2) When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A-D input voltage goes low.)
- (3) To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVCC, VREF, and analog input pins (ANi (i=0 to 7)) each and the AVSS pin. Similarly, insert a capacitor between the VCC pin and the VSS pin. Figure 2.12.11 is an example connection of each pin.
- (4) If the CPU reads the ADi register (i = 0 to 7) at the same time the conversion result is stored in the ADi register after completion of A-D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.
 - When operating in one-shot or single-sweep mode
 Check to see that A-D conversion is completed before reading the target ADi register. (Check the IR bit in the ADIC register to see if A-D conversion is completed.)
 - When operating in repeat mode or repeat sweep mode 0 or 1
 Use the main clock for CPU clock directly without dividing it.
- (5) If A-D conversion is forcibly terminated while in progress by setting the ADCON0 register's ADST bit to "0" (A-D conversion halted), the conversion result of the A-D converter is indeterminate. The contents of ADi registers irrelevant to A-D conversion may also become indeterminate. If while A-D conversion is underway the ADST bit is cleared to "0" in a program, ignore the values of all ADi registers.




Figure 2.12.11. Vcc, Vss, AVcc, AVss, VREF and ANi Connection

2.13 CRC Calculation

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) to generate CRC code.

The CRC code consists of 16 bits which are generated for each data block in given length, separated in 8 bit units. After the initial value is set in the CRCD register, the CRC code is set in that register each time one byte of data is written to the CRCIN register. CRC code generation for one-byte data is finished in two cycles.

Figure 2.13.1 shows the block diagram of the CRC circuit. Figure 2.13.2 shows the CRC-related registers. Figure 2.13.3 shows the calculation example using the CRC operation.




Figure 2.13.1. CRC Circuit Block Diagram




Figure 2.13.2. CRCD Register and CRCIN Register

Setup procedure and CRC operation when generating CRC code "80C416"

(a) CRC operation performed by the M16C


CRC code: Remainder of a division in which the value written to the CRCIN register with its bit positions reversed is divided by the generator polynomial

Generator polynomial: $X^{16} + X^{12} + X^5 + 1$ (1 0001 0000 0010 00012)

(b) Setting procedure


(1) Reverse the bit positions of the value "80C416" bytewise in a program.

"8016" \rightarrow "0116", "C416" \rightarrow "2316"



(c) Details of CRC operation

In the case of (3) above, the value written to the CRCIN register "0116 (000000012)" has its bit positions reversed to become "100000002." The value "1000 0000 0000 0000 0000 0000 derived from that by adding 16 digits and the CRCD register's initial value "000016" are added, the result of which is divided by the generator polynomial using modulo-2 arithmetic.



The value "0001 0001 1000 10012 (118916)" derived from the remainder "1001 0001 1000 10002 (918816)" by reversing its bit positions may be read from the CRCD register.

If operation (4) above is performed subsequently, the value written to the CRCIN register "2316 (001000112)" has its bit positions reversed to become "110001002. The value "1100 0100 0000 0000 0000 00002" derived from that by adding 16 digits and the remainder in (3) "1001 0001 1000 10002" which is left in the CRCD register are added, the result of which is divided by the generator polynomial using modulo-2 arithmetic.

The value "0000 1010 0100 00012 (0A4116)" derived from the remainder by reversing its bit positions may be read from the CRCD register.

Figure 2.13.3. CRC Calculation

2.14 Expansion Function

2.14.1 Expansion function description

Expansion function cousists of CRC operation function, data slice function and humming decoder function. Each function is controlled by expansion memories.

(1) CRC operation function

It performs error detection of a code, and error correction.

(2) Data slice function

It performs data acquisition to get such format data as below. Hardware: TELETEXT, PDC, VPS, VBI, EPG-J, XDS and WSS

Software: CCD, WSS and VBI-ID

(3) Humming decoder function

It performs 8/4 humming and 24/18 humming




Figure 2.14.1 Block diagram of expansion function

2.14.2 Expansion memory

Expansion function memory is divided by 3 patterns; Slice RAM, CRC registers and expansion registers (Humming decoder operates by the register placed on SFR). Data writing and read out to the Slice RAM, CRC registers and the expansion registers are carried out per 16 bit unit by the data setting register (addresses 020E16, 021016, 021216, 021416, 021616 and 021816) placed on SFR. Contents of each memory and data setting register are shown in Table 2.14.1.

Table 2.14.1 Expansion memory composition

Expansion memory	Contents	Data setting register
Slice RAM	This register holds acquired data.	Slice RAM address control register (020E16) Slice RAM data control register (021016)
CRC register	This register controls a set up generation polynomial and code data.	CRC register address control register (021216) CRC register data control register (021416)
Expansion register	This register performs data slicer control and	Expansion register address control register (021616)
	VBI encoder control.	Expansion register data control register (021816)

2.14.3 Slice RAM

Slice RAM stores 18-line slice data. There are several types of Slice data: PDC, VPS, VBI, XDS, WSS, etc. All data are stored to addresses which corresponds to slice line (ex. 22 line' data is stored to addresses 20016 to 21716). 24 addresses (SR00x to SR17x) are prepared for 1 line, slice data is stored in order from LSB side. Then, slice data and field information are stored to the top address of each line.

Slice RAM composition is shown in Table 2.14.2.

Table 2.14.2 Slice RAM composition

Slice RAM addresses (SA9 to SA0)	SD15	SD14	SD13	SD12	SD11	SD10	SD9	SD8	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0	Remarks
00016 00116 : 01616 01716	SR01F : SR16F	SR01E : SR16E	SR01D : SR16D		SR01B : SR16B	SR01A : SR16A	SR019 : SR169	SR018 : SR168	SR017 : SR167	SR016 : SR166	SR015 : SR165	SR014 : SR164	SR013 : SR163	SR012 : SR162	SR011 : SR161	SR010 : SR160	
01816 : 01F16								Unus	ed area	a							
02016 : 03716	SR00F : SR17F	:	:	SR00C : SR17C	:	:	:	:	:	SR006 : SR176	:		:	SR002 : SR172	:	:	7th line or 319th line slice data
04016 : 1F716	OKIT	OKTE	OKTI	OK170	OKITE	OKTA	OK 173	:	OKTI	OKTYO	OK175	OKITT	OK175	OKTIZ	OKIT	OK170	8th line to 21th line or 320th line to 333 line slice data
20016 : 21716	SR00F : SR17F	:	:	SR00C : SR17C	:	:	:	:	:	:	:		:	SR002 : SR172		:	22th line or 334th line slice data
22016 : 23716	:	:	:	SR00C : SR17C	:	:	:	:	:	:	:	:	:	:	:	:	23th line or 335th line slice data

For accessing to Slice RAM data, set accessing address (SA9 to SA0) (shown in Table 2.14.2) to Slice RAM address control register (address 020E16). Then read out data from Slice RAM data control register (address 021016). When end the data reading, Slice RAM address control register increments address automatically. Then, next address data reading is possible. Do not access to unused area of each character codes. Must set address to each line because unused area has no address' automatically increment.

Slice RAM bit composition is shown in Figure 2.14.2, Slice RAM access registers are shown in Figure 2.14.3 and Slice RAM access block diagram is shown in Figure 2.14.4.


The each head address of the address is corresponded to slice line following slice information.

	SR00F to SR004	SR003	SR002	SR001	SR000
Line register 1	0	field * (Note)	0	0	1
Line register 2	0	field * (Note)	0	1	0
Line register 3	0	field * (Note)	0	0	1
Other	0	0	0	0	0

Note: * the first field: 1 the second field: 0

(1) PDC

In case of the PDC data, 16 bits (2 data) are stored for the 1 address from the LSB side.




SR16x to SR17x are unused area.

(2) VPS


In case of the VPS data or the VBI data, 8 bits (a data) are stored for an address from the LSB side.

Low-order 8 bits hold the slice data. And, high-order 8 bits hold warning bit, when the send data is not recognized as bi-phase type.

The case of bi-phase data ="1,0" or "0,1" (the bi-phase type) becomes "0" for this warning bit, and it becomes "1" in bi-phase data ="0,0" or "1,1" (it is not the bi-phase type). (For example, bi-phase data of SR011 is "0,0" or "1,1", "1" is set to SR019.)



SR0Ex to SR17x are unused area.



SR06x to SR17x are unused area.

Figure 2.14.2 Slice RAM bit composition




Figure 2.14.3 Slice RAM access registers




Figure 2.14.4 Slice RAM access block diagram

2.14.4 CRC Operation Circuit (EPG-J)

CRC operation circuit (EPG-J) is a circuit for performing error detection and error correction by the 272-190 shortening difference set cyclic code which is a coding system in a data multiplex broadcast. CRC register consists of registers shown in Figure 2.14.5. CRC register can perform error detection and error correction by majority logic by setting up a generator polinomial, code data, etc. CRC register composition is shown in Table 2.14.3.

Table 2.14.3 CRC register composition

CA3 to CA0	CD15	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0	Remarks
0016	DAOUT15	DAOUT14	DAOUT13	DAOUT12	DAOUT11	DAOUT10	DAOUT9	DAOUT8	DAOUT7	DAOUT6	DAOUT5	DAOUT4	DAOUT3	DAOUT2	DAOUT1	DAOUT0	
0116	_	_	_	_	_	CRC_ERR10	CRC_ERR09	CRC_ERR08	CRC_ERR07	CRC_ERR06	CRC_ERR05	CRC_ERR04	CRC_ERR03	CRC_ERR02	CRC_ERR01	CRC_ERR00	
0216	CRC_66	CRC_67	CRC_68	CRC_69	CRC_70	CRC_71	CRC_72	CRC_73	CRC_74	CRC_75	CRC_76	CRC_77	CRC_78	CRC_79	CRC_80	CRC_81	
0316	CRC_50	CRC_51	CRC_52	CRC_53	CRC_54	CRC_55	CRC_56	CRC_57	CRC_58	CRC_59	CRC_60	CRC_61	CRC_62	CRC_63	CRC_64	CRC_65	
0416	CRC_34	CRC_35	CRC_36	CRC_37	CRC_38	CRC_39	CRC_40	CRC_41	CRC_42	CRC_43	CRC_44	CRC_45	CRC_46	CRC_47	CRC_48	CRC_49	
0516	CRC_18	CRC_19	CRC_20	CRC_21	CRC_22	CRC_23	CRC_24	CRC_25	CRC_26	CRC_27	CRC_28	CRC_29	CRC_30	CRC_31	CRC_32	CRC_33	
0616	CRC_02	CRC_03	CRC_04	CRC_05	CRC_06	CRC_07	CRC_08	CRC_09	CRC_10	CRC_11	CRC_12	CRC_13	CRC_14	CRC_15	CRC_16	CRC_17	
0716	_	_	_	_	_	_	_	_	_	_	_	_	_	-	CRC_00	CRC_01	
0816	REG_C81	REG_C80	REG_C79	REG_C78	REG_C77	REG_C76	REG_C75	REG_C74	REG_C73	REG_C72	REG_C71	REG_C70	REG_C69	REG_C68	REG_C67	REG_C66	
0916	REG_C65	REG_C64	REG_C63	REG_C62	REG_C61	REG_C60	REG_C59	REG_C58	REG_C57	REG_C56	REG_C55	REG_C54	REG_C53	REG_C52	REG_C51	REG_C50	
0A16	REG_C49	REG_C48	REG_C47	REG_C46	REG_C45	REG_C44	REG_C43	REG_C42	REG_C41	REG_C40	REG_C39	REG_C38	REG_C37	REG_C36	REG_C35	REG_C34	
0B16	REG_C33	REG_C32	REG_C31	REG_C30	REG_C29	REG_C28	REG_C27	REG_C26	REG_C25	REG_C24	REG_C23	REG_C22	REG_C21	REG_C20	REG_C19	REG_C18	
0C16	REG_C17	REG_C16	REG_C15	REG_C14	REG_C13	REG_C12	REG_C11	REG_C10	REG_C09	REG_C08	REG_C07	REG_C06	REG_C05	REG_C04	REG_C03	REG_C02	
0D16	REG_C01	REG_C00	_	_		_		_		_		_	_	CRCCK1	CRCCK0	CRCLSB	, in the second




Figure 2.14.5 Composition of CRC register access related register

For accessing to CRC register data, set accessing address (CA3 to CA0) (shown in Table 2.14.3) to CRC register address control register (address 021216). Then write data (CD15 to CD0) by CRC register data control register (address 021416). When end the data accessing, CRC register address control register increments address automatically. Then, next address data writing is possible.

CRC register access registers are shown in Figure 2.14.5, expansion register access block diagram is shown in Figure 2.14.6. The operation example of CRC operation circuit is shown in Figure 2.14.7. The example of program is shown in Figure 2.14.8, and expansion register bit compositions are shown in p185 to 197.




Figure 2.14.6 Access block diagram for CRC registers





Figure 2.14.7 Example of operation of CRC operation circuit

;				
;		(Constant definition)		
_CRC_AD		.equ	00212h	; SFR address of CRC register address control register
_CRC_DA		.equ	00214h	; SFR address of CRC register address control register
	ORD NUM	.equ	17	; Code data length (in nuits of word)
_				, ,
;				
;	Macro def	inition		
;===== _wait	.macro			
_***	nop			
	nop			
	nop			
.endm				
;====	CRC oper	ation routine		
:	======	4=====================================		
; A :		enerator polinomial		
	mov.w	#0008H	,_CRC_ADRS	; Set up of the header address of the generator polinomial registers.
	_wait	00001100001000148	CPC DATA	; Wait
	mov.w mov.w	0000110000100011B 0000000001000100B	, _CRC_DATA , _CRC_DATA	; Set up of the 82th to 66th generator polinomial coefficient (x^77 +x~76 +x^71 +x^67 +x^66) ; Set up of the 65th to 50th generator polinomial coefficient (+x^56 +x^52)
	mov.w mov.w	0100000001000100B	,_CRC_DATA ,_CRC_DATA	; Set up of the 65th to 50th generator polinomial coefficient (+x*56 +x*52); Set up of the 49th to 34th generator polinomial coefficient (+x*48 +x*40 +x*36 +x*34)
	mov.w	0000000010100101B	,_CRC_DATA	; Set up of the 33th to 18th generator polinomial coefficient (+x^24 +x^22 +x^18)
	mov.w	0000000100000100B	,_CRC_DATA	; Set up of the 17th to 2nd generator polinomial coefficient (+x^10 +x^4)
	mov.w	010000000000000B	,_CRC_DATA	; Set up of the 1st to 0th generator polinomial coefficient (+x^0),
				no division of the shift clock and LSB first.
; Writi	ing of code d		000 /222	delibellanta (CDO color de la COO color de la
	mov.w	#0000H #9010H	,_CRC_ADRS	; Initialization of CRC register address control register ; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Increment=ON, and CRC address=00
	mov.w mov.w	#9010H #0000H	, _CRC_ADRS , A0	; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Increment=ON, and CRC address=00 ; Initialization of a loop variable (A0)
			,	,
L18:				; Branch label
	cmp.w	#SLICE_WORD_NUM*2	, A0	; Comparison of the loop variable
	jgeu	L20		; Go to L20 if writing code data is finished.
	lde.w	_CrcCodeData[A0]	, _CRC_DATA	; Writing code data to the code data shift register.
	add.w	#0002H	,A0	; Increment of the address storing code data.
1.00:	jmp	L18		; Return to the head of this loop. ; Branch label
L20:	ummy shift			, Dialiti label
	mov.w _wait	ng 1-bit is set up by CRCLOOP=0 #8100H	,_CRC_ADRS	; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Increment=OFF, and CRC address=0t; Wait
	mov.w	#0000H	, _CRC_DATA	; Writing data to the code data shift register for dummy shift.
; Er	rror detection	1		
			(Increment=OFF), set CRC address=01H h	
; When ac			hown in the following two lines is necessary	
;	mov.w	#9001H , _CRC_ADRS		; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01h
,	_wait			; Wait
	mov.w	CRC DATA	. R0	: Read of CRC error detection register.
	mov.w cmp.w	_CRC_DATA #0000H	, R0 , R0	; Read of CRC error detection register. ; Judgement of CRC error.
				; Judgement of CRC error.
	cmp.w jeq	#0000H L16		; Judgement of CRC error.
; En	cmp.w jeq rror correction	#0000H L16	, R0	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is si
; En	cmp.w jeq rror correction mov.w	#0000H L16		; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is st ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H
; En	cmp.w jeq rror correction mov.w _wait	#0000H L16 n 	, R0 , _CRC_ADRS	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is si ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H; ; Wait
; En	cmp.w jeq rror correction mov.w	#0000H L16	, R0	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is st ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H
	cmp.w jeq rror correction mov.w _wait	#0000H L16 n 	, R0 , _CRC_ADRS	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is si ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H ; Wait ; Initialization of a loop variable (A0)
	cmp.w jeq rror correction mov.w _wait mov.w	#0000H L16 n	, R0 , _CRC_ADRS , A0	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is si ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H ; Wait ; Initialization of a loop variable (A0) ; Branch label
	cmp.w jeq rror correction mov.w _wait mov.w cmp.w	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24CrcCodeData[A0]	, R0 , _CRC_ADRS , A0	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is si
	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jgeu lde.w jsr	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _ CrcCodeData[A0] _ waitlong	, RO , _CRC_ADRS , AO , AO , _CRC_DATA	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is si ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H; Wait ; Initialization of a loop variable (A0) ; Branch label ; Comparison of the loop variable ; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction.
	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jgeu lde.w jsr mov.w	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _CrcCodeData[A0] _waitlong _CRC_DATA	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0]	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is si ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H ; Wait ; Initialization of a loop variable (A0) ; Branch label ; Comparison of the loop variable ; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction data in the address storing code data.
	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jgeu lde.w jsr mov.w add.w	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _CrcCodeData[A0] _waitlong _CRC_DATA #0002H	, RO , _CRC_ADRS , AO , AO , _CRC_DATA	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is since the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is since the case of R0=0). ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H; Wait ; Initialization of a loop variable (A0) ; Branch label ; Comparison of the loop variable ; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data.
L22:	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jgeu lde.w jsr mov.w	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _CrcCodeData[A0] _waitlong _CRC_DATA	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0]	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction of a loop variable (A0) ; Branch label ; Comparison of the loop variable ; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data. ; Return to the head of this loop.
	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jgeu lde.w jsr mov.w add.w	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _CrcCodeData[A0] _waitlong _CRC_DATA #0002H	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0]	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is sk ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H ; Wait ; Initialization of a loop variable (A0) ; Branch label ; Comparison of the loop variable ; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data.
L22:	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jgeu lde.w jsr mov.w add.w jmp	#0000H L16 n	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is skeepens of the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is skeepens of the case of R0=0). ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H; Wait ; Initialization of a loop variable (A0) ; Branch label ; Comparison of the loop variable ; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data. ; Return to the head of this loop. ; Branch label
L22:	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jgeu lde.w jsr mov.w add.w jmp	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _CrcCodeData[A0] _waitlong _CRC_DATA #0002H L22	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0]	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is si ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H ; Wait ; Initialization of a loop variable (A0) ; Branch label ; Comparison of the loop variable ; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data. ; Return to the head of this loop. ; Branch label ; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Increment=ON and CRC address=00H
L22:	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jegeu lde.w jsr mov.w add.w jmp	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _CrcCodeData[A0] _waitiong _CRC_DATA #0002H L22 ror correction data	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0 , _CRC_ADRS	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction); Wait ; Initialization of a loop variable (A0); Branch label; Comparison of the loop variable; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data. ; Return to the head of this loop. ; Branch label
L22:	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jgeu lde.w jsr mov.w add.w jmp	#0000H L16 n	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is sk ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H ; Wait ; Initialization of a loop variable (A0) ; Branch label ; Comparison of the loop variable ; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data. ; Return to the head of this loop. ; Branch label ; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Increment=ON and CRC address=00H
L22:	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jegeu lde.w jsr mov.w add.w jmp	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _CrcCodeData[A0] _waitiong _CRC_DATA #0002H L22 ror correction data	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0 , _CRC_ADRS	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction); Wait ; Initialization of a loop variable (A0); Branch label; Comparison of the loop variable; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data. ; Return to the head of this loop. ; Branch label
L22:	cmp.w jeq ror correction mov.w _wait mov.w cmp.w jgeu lde.w jsr mov.w add.w jmp e check of err mov.w _wait mov.w	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _CrcCodeData[A0] _waitiong _CRC_DATA #0002H L22 ror correction data	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0 , _CRC_ADRS	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction); Wait ; Initialization of a loop variable (A0); Branch label; Comparison of the loop variable; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data. ; Return to the head of this loop. ; Branch label
L22: L24: ; The	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jgeu lde.w jsr mov.w add.w jmp e check of err mov.w _wait mov.w	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24crcCodeData[A0] _waitlongCRC_DATA #0002H L22 ror correction data	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0 , _CRC_ADRS	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction); Wait ; Initialization of a loop variable (A0); Branch label; Comparison of the loop variable; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data. ; Return to the head of this loop. ; Branch label
L22: L24: ; The	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jegu lde.w jer mov.w add.w jmp e check of err mov.w _wait mov.w tition sample te	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _CrcCodeData[A0] _waitlong _CRC_DATA #0002H L22 ror correction data	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0 , _CRC_ADRS	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction is since CRC error has not occurred (CRC error correction); Wait ; Initialization of a loop variable (A0); Branch label; Comparison of the loop variable; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data. ; Return to the head of this loop. ; Branch label
L22: L24: ; The	cmp.w jeq rror correction mov.w _wait mov.w cmp.w jgeu lde.w jer mov.w add.w jmp e check of erm mov.w _wait mov.w _ation sample tell align	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _CrcCodeData[A0] _waitlong _CRC_DATA #0002H L22 ror correction data	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0 , _CRC_ADRS	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is sk ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H ; Wait ; Initialization of a loop variable (A0) ; Branch label ; Comparison of the loop variable ; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data. ; Return to the head of this loop. ; Branch label ; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Increment=ON and CRC address=00H; Wait
L22: L24: ; The L16: ;===== ; The funct ;=====	cmp.w jeq cmp.w jeq mor correction mov.w _wait mov.w cmp.w jgeu lde.w jsr mov.w add.w jmp e check of err mov.w _wait mov.w _ stion sample tellon sample 1 _ align .glb	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _CrcCodeData[A0] _waitlong _CRC_DATA #0002H L22 ror correction data	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0 , _CRC_ADRS	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is sk : Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H; ; Wait ; Initialization of a loop variable (A0) ; Branch label ; Comparison of the loop variable ; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data. ; Return to the head of this loop. ; Branch label ; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Increment=ON and CRC address=00H; Wait ; Error check after error correction. R0=000H if correction is performed.
L22: L24: ; The	cmp.w jeq cmp.w jeq mor correction mov.w _wait mov.w cmp.w jgeu lde.w jsr mov.w add.w jmp e check of err mov.w _wait mov.w _ stion sample tellon sample 1 _ align .glb	#0000H L16 n #00010H #0000H #SLICE_WORD_NUB L24 _CrcCodeData[A0] _waitlong _CRC_DATA #0002H L22 ror correction data	, R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0 , _CRC_ADRS	; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is sk ; Set up of CRCON=1, CRCCHANGE=1, CRCLOOP=10H, Increment=ON and CRC address=00H ; Wait ; Initialization of a loop variable (A0) ; Branch label ; Comparison of the loop variable ; Go to L24 if correction of error data is finished. ; Writing code data to the code data shift register. ; Wait for finish of error correction. ; Read of error correction data in the address storing code data. ; Increment of the address storing code data. ; Return to the head of this loop. ; Branch label ; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Increment=ON and CRC address=00H; Wait

Figure 2.14.8 Example of program

Bit composition of a CRC register

(1) Address 0016 (=CA3 to 0)



Note: Refer to 2.14.16 Expansion Register Construction Composition.

(2) Address 0116 (=CA3 to 0)

CD15	CD8CD7	CD0					
	<u> </u>						
			Bit symbol	Bit name	Function	R	w
		<u> </u>	CRC_ERR00	The CRC bit 81 to 74 error detection bit	Logical OR of the CRC remainder bits 81 to 74 (address 0216)	0	×
			CRC_ERR01	The CRC bit 73 to 66 error detection bit	Logical OR of the CRC remainder bits 73 to 66 (address 0216)	0	×
			CRC_ ERR02	The CRC bit 65 to 58 error detection bit	Logical OR of the CRC remainder bits 65 to 58 (address 0316)	0	×
		İ	CRC_ERR03	The CRC bit 57 to 50 error detection bit	Logical OR of the CRC remainder bits 57 to 50 (address 0316)	0	×
			CRC_ERR04	The CRC bit 49 to 42 error detection bit	Logical OR of the CRC remainder bits 49 to 42 (address 0416)	0	×
			CRC_ERR05	The CRC bit 41 to 34 error detection bit	Logical OR of the CRC remainder bits 41 to 34 (address 0416)	0	×
		-	CRC_ERR06	The CRC bit 33 to 26 error detection bit	Logical OR of the CRC remainder bits 33 to 26 (address 0516)	0	×
	1		CRC_ERR07	The CRC bit 25 to 18 error detection bit	Logical OR of the CRC remainder bits 25 to 18 (address 0516)	0	×
			CRC_ERR08	The CRC bit 17 to 10 error detection bit	Logical OR of the CRC remainder bits 17 to 10 (address 0616)	0	×
	İ		CRC_ERR09	The CRC bit 09 to 02 error detection bit	Logical OR of the CRC remainder bits 09 to 02 (address 0616)	0	×
			CRC_ERR10	The CRC bit 01 to 00 error detection bit	Logical OR of the CRC remainder bits 01 to 00 (address 0716)	0	×
				Nothing is assigned. The value is "0" when it reads	3.	×	×

(3) Address 0216 (=CA3 to 0)

CD15	CD8CD7 CD0				
		Bit symbol	Bit name	Function	R¦W
		CRC_81	81th remainder polynomial coefficient bit	The coefficient of each degree of a remainder polynomial is set up.	O ×
		CRC_80	80th remainder polynomial coefficient bit	It is shown in below when a remainder polynomial is made into CRC_MOD.	Ox
		CRC_79	79th remainder polynomial coefficient bit	$CRC_MOD = \sum_{n=0}^{81} CRC_n \cdot X^n$	Ο×
		CRC_78	78th remainder polynomial coefficient bit		Ο×
		CRC_77	77th remainder polynomial coefficient bit		O×
		CRC_76	76th remainder polynomial coefficient bit		Ox
		CRC_75	75th remainder polynomial coefficient bit		O ×
		CRC_74	74th remainder polynomial coefficient bit		Ο×
		CRC_73	73th remainder polynomial coefficient bit		O ×
		CRC_72	72th remainder polynomial coefficient bit		O ×
		CRC_71	71th remainder polynomial coefficient bit		Ox
		CRC_70	70th remainder polynomial coefficient bit		Ox
	<u> </u>	CRC_69	69th remainder polynomial coefficient bit		O ×
		CRC_68	68th remainder polynomial coefficient bit		O×
		CRC_67	67th remainder polynomial coefficient bit		O ×
		CRC_66	66th remainder polynomial coefficient bit		O×

(4) Address 0316 (=CA3 to 0)

CD15	CD8CD7	CD0				
			Bit symbol	Bit name	Function	R W
			CRC_65	65th remainder polynomial coefficient bit	Refer to CRC_81 to 66 (address 0216).	O×
			CRC_64	64th remainder polynomial coefficient bit		O×
			CRC_63	63th remainder polynomial coefficient bit		O×
			CRC_62	62th remainder polynomial coefficient bit		O×
			CRC_61	61th remainder polynomial coefficient bit		O×
			CRC_60	60th remainder polynomial coefficient bit		O×
	<u> </u>		CRC_59	59th remainder polynomial coefficient bit		O×
	<u></u>		CRC_58	58th remainder polynomial coefficient bit		Ox
			CRC_57	57th remainder polynomial coefficient bit		O×
			CRC_56	56th remainder polynomial coefficient bit		O×
	1		CRC_55	55th remainder polynomial coefficient bit		O×
	L		CRC_54	54th remainder polynomial coefficient bit		O×
			CRC_53	53th remainder polynomial coefficient bit		O×
			CRC_52	52th remainder polynomial coefficient bit		O×
1			CRC_51	51th remainder polynomial coefficient bit		Ο×
İ			CRC_50	50th remainder polynomial coefficient bit		O×

(5) Address 0416 (=CA3 to 0)

CD15	CD8CD7	CD0				
			Bit symbol	Bit name	Function	RW
			CRC_49	49th remainder polynomial coefficient bit	Refer to CRC_81 to 66 (address 0216).	Ο×
			CRC_48	48th remainder polynomial coefficient bit		Ο×
			CRC_47	47th remainder polynomial coefficient bit		Ο×
			CRC_46	46th remainder polynomial coefficient bit		Ο×
			CRC_45	45th remainder polynomial coefficient bit		Ο×
			CRC_44	44th remainder polynomial coefficient bit		O×
			CRC_43	43th remainder polynomial coefficient bit		Ο×
			CRC_42	42th remainder polynomial coefficient bit		Ο×
			CRC_41	41th remainder polynomial coefficient bit		O×
			CRC_40	40th remainder polynomial coefficient bit		Ο×
			CRC_39	39th remainder polynomial coefficient bit		Ο×
	<u> </u>		CRC_38	38th remainder polynomial coefficient bit		Ο×
1 1 1 -			CRC_37	37th remainder polynomial coefficient bit		o ×
			CRC_36	36th remainder polynomial coefficient bit		O ×
			CRC_35	35th remainder polynomial coefficient bit		Ο×
<u> </u>			CRC_34	34th remainder polynomial coefficient bit		O×


(6) Address 0516 (=CA3 to 0)

CD15	CD8CD7 CD0				
		Bit symbol	Bit name	Function	RW
	<u> </u>	CRC_33	33th remainder polynomial coefficient bit	Refer to CRC_81 to 66 (address 0216).	O×
		CRC_32	32th remainder polynomial coefficient bit		Ox
		CRC_31	31th remainder polynomial coefficient bit		Ox
		CRC_30	30th remainder polynomial coefficient bit		Ο×
		CRC_29	29th remainder polynomial coefficient bit		O×
		CRC_28	28th remainder polynomial coefficient bit		Ox
		CRC_27	27th remainder polynomial coefficient bit		O×
		CRC_26	26th remainder polynomial coefficient bit		Ο×
		CRC_25	25th remainder polynomial coefficient bit		O x
		CRC_24	24th remainder polynomial coefficient bit		O x
		CRC_23	23th remainder polynomial coefficient bit		Ox
		CRC_22	22th remainder polynomial coefficient bit		Ox
	L	CRC_21	21th remainder polynomial coefficient bit		O ×
		CRC_20	20th remainder polynomial coefficient bit		O×
		CRC_19	19th remainder polynomial coefficient bit		Ox
<u> </u>		CRC_18	18th remainder polynomial coefficient bit		O×

(7) Address 0616 (=CA3 to 0)

CD15	CD8CD7 CD0				
		Bit symbol	Bit name	Function	R W
	<u> </u>	CRC_17	17th remainder polynomial coefficient bit	Refer to CRC_81 to 66 (address 0216).	O×
		CRC_16	16th remainder polynomial coefficient bit		Ox
		CRC_15	15th remainder polynomial coefficient bit		Ο×
		CRC_14	14th remainder polynomial coefficient bit		Ο×
		CRC_13	13th remainder polynomial coefficient bit		O×
		CRC_12	12th remainder polynomial coefficient bit		Ο×
		CRC_11	11th remainder polynomial coefficient bit		Ο×
		CRC_10	10th remainder polynomial coefficient bit		Ο×
		CRC_09	09th remainder polynomial coefficient bit		O×
		CRC_08	08th remainder polynomial coefficient bit		O×
		CRC_07	07th remainder polynomial coefficient bit		Ο×
		CRC_06	06th remainder polynomial coefficient bit		Ox
	<u> </u>	CRC_05	05th remainder polynomial coefficient bit		O×
		CRC_04	04th remainder polynomial coefficient bit		O ×
		CRC_03	03rd remainder polynomial coefficient bit		O×
İ		CRC_02	02nd remainder polynomial coefficient bit		O×

(8) Address 0716 (=CA3 to 0)



(9) Address 0816 (=CA3 to 0)

CD15	CD8CD7 CD0				
		Bit symbol	Bit name	Function	R W
	<u> </u>	REG_C66	66th generator polinomial coefficient bit	The coefficient of each degree of a generator polinomial is set up. It is	00
		REG_C67	67th generator polinomial coefficient bit	shown in below when a generator polinomial is made into GP.	00
		REG_C68	68th generator polinomial coefficient bit	$GP = \sum_{n=0}^{81} REG_{n} - Cn \cdot X^{n} + X^{82}$	00
		REG_C69	69th generator polinomial coefficient bit		00
		REG_C70	70th generator polinomial coefficient bit		00
		REG_C71	71th generator polinomial coefficient bit		00
		REG_C72	72th generator polinomial coefficient bit		00
		REG_C73	73th generator polinomial coefficient bit		00
		REG_C74	74th generator polinomial coefficient bit		00
		REG_C75	75th generator polinomial coefficient bit		00
		REG_C76	76th generator polinomial coefficient bit		00
	L	REG_C77	77th generator polinomial coefficient bit		00
	İ	REG_C78	78th generator polinomial coefficient bit		00
		REG_C79	79th generator polinomial coefficient bit		00
		REG_C80	80th generator polinomial coefficient bit		00
i !		REG_C81	81th generator polinomial coefficient bit		00

(10) Address 0916 (=CA3 to 0)

CD15	CD8C	D7 CD0				
			Bit symbol	Bit name	Function	R W
			REG_C50	50th generator polinomial coefficient bit	Refer to REG_C66 to REG_C81 (address 0816).	00
			REG_C51	51th generator polinomial coefficient bit		00
			REG_C52	52th generator polinomial coefficient bit		00
			REG_C53	53th generator polinomial coefficient bit		00
			REG_C54	54th generator polinomial coefficient bit		00
			REG_C55	55th generator polinomial coefficient bit		00
		<u>:</u>	REG_C56	56th generator polinomial coefficient bit		00
			REG_C57	57th generator polinomial coefficient bit		00
			REG_C58	58th generator polinomial coefficient bit		00
			REG_C59	59th generator polinomial coefficient bit		00
			REG_C60	60th generator polinomial coefficient bit		00
			REG_C61	61th generator polinomial coefficient bit		00
			REG_C62	62th generator polinomial coefficient bit		00
			REG_C63	63th generator polinomial coefficient bit		00
			REG_C64	64th generator polinomial coefficient bit		00
<u>.</u>			REG_C65	65th generator polinomial coefficient bit		00

(11) Address 0A₁₆ (=CA₃ to 0)

CD15	CD8CD7 CD0				
		Bit symbol	Bit name	Function	R W
		REG_C34	34th generator polinomial coefficient bit	Refer to REG_C66 to REG_C81 (address 0816).	00
		REG_C35	35th generator polinomial coefficient bit		00
	[REG_C36	36th generator polinomial coefficient bit		00
		REG_C37	37th generator polinomial coefficient bit		00
		REG_C38	38th generator polinomial coefficient bit		00
		REG_C39	39th generator polinomial coefficient bit		00
		REG_C40	40th generator polinomial coefficient bit		00
		REG_C41	41th generator polinomial coefficient bit		00
		REG_C42	42th generator polinomial coefficient bit		00
		REG_C43	43th generator polinomial coefficient bit		00
		REG_C44	44th generator polinomial coefficient bit		00
	L	REG_C45	45th generator polinomial coefficient bit		00
	İ	REG_C46	46th generator polinomial coefficient bit		00
		REG_C47	47th generator polinomial coefficient bit		00
		REG_C48	48th generator polinomial coefficient bit		00
İ		REG_C49	49th generator polinomial coefficient bit		00

(12) Address 0B16 (=CA3 to 0)

CD15	CD8CD7 CD0				
		Bit symbol	Bit name	Function	R W
		REG_C18	18th generator polinomial coefficient bit	Refer to REG_C66 to REG_C81 (address 0816).	00
		REG_C19	19th generator polinomial coefficient bit		00
		REG_C20	20th generator polinomial coefficient bit		00
		REG_C21	21th generator polinomial coefficient bit		00
		REG_C22	22th generator polinomial coefficient bit		00
		REG_C23	23th generator polinomial coefficient bit		00
		REG_C24	24th generator polinomial coefficient bit		00
		REG_C25	25th generator polinomial coefficient bit		00
		REG_C26	26th generator polinomial coefficient bit		00
		REG_C27	27th generator polinomial coefficient bit		00
		REG_C28	28th generator polinomial coefficient bit		00
		REG_C29	29th generator polinomial coefficient bit		00
		REG_C30	30th generator polinomial coefficient bit		00
		REG_C31	31th generator polinomial coefficient bit		00
1		REG_C32	32th generator polinomial coefficient bit		00
İ		REG_C33	33th generator polinomial coefficient bit		00

(13) Address 0C₁₆ (=CA₃ to 0)

CD15	CD8CD7	CD0				
			Bit symbol	Bit name	Function	R W
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	REG_C02	02nd generator polinomial coefficient bit	Refer to REG_C66 to REG_C81 (address 0816).	00
			REG_C03	03rd generator polinomial coefficient bit		00
			REG_C04	04th generator polinomial coefficient bit		00
			REG_C05	05th generator polinomial coefficient bit		00
			REG_C06	06th generator polinomial coefficient bit		00
			REG_C07	07th generator polinomial coefficient bit		00
			REG_C08	08th generator polinomial coefficient bit		00
			REG_C09	09th generator polinomial coefficient bit		00
			REG_C10	10th generator polinomial coefficient bit		00
			REG_C11	11th generator polinomial coefficient bit		00
			REG_C12	12th generator polinomial coefficient bit		00
			REG_C13	13th generator polinomial coefficient bit		00
	!		REG_C14	14th generator polinomial coefficient bit		00
			REG_C15	15th generator polinomial coefficient bit		00
1			REG_C16	16th generator polinomial coefficient bit		00
İ			REG_C17	17th generator polinomial coefficient bit		00

(14) Address 0D16 (=CA3 to 0)

CD15	CD8CD7	CD0			
			Bit symbol	Bit name	Function R W
			CRCLSB	Code data shift register LSB/MSB	0 LSB first
			ONOLOD	first selection bit.	1 MSB first
		1	CRCCK0	Code data shift register clock	REG_CRCCK1 REG_CRCCK0 divided value
		-		selection bit	0 0 no division 0 1 divided by 2
			CRCCK1		1 0 divided by 4
					1 1 divided by 8
- ; ;				Nothing is assigned.	x x
				The value is unfixed when it rea	ads.
			REG_C00	00th generator polinomial coefficient bit	Refer to REG_C66 to REG_C81 (address 0816).
ļ			REG_C01	01st generator polinomial coefficient bit	0.0

2.14.5 Expansion Register

Control Data slice function. Expansion register composition is shown in Table 2.14.4.

Table 2.14.4 Expansion register composition

No. 1972 No. 1972	A5 to DA0	Ц	DD14	DD13	DD12	DD11	DD10	600	DD8	DD7	9DQ	0005	DD4	DD3	DD2	DD1	000	Remarks	\Box
1017-101 1017-101	916	LN15_EV0	LN14_EV0	LN13_EV0	LN12_EV0	LN11_EV0	LN10_EV0	LN9_EV0	LN8_EV0	LN7_EV0	LN6_EV0	LN5_EV0	LN4_EV0	LN3_EV0	LN2_EV0	LN1_EV0	LNO_EV0		
10,10, 10, 10,	216	LN17_EV0	LN16_EV0	LINE I	LINE	ו ו	- CINIO	- A L	200	LN17_OD0	LN16_OD0	ובאס ו		2013	- LINZ_E V I	וווייי	- NO -		
10.10.1.10.00 10.00.100 10.00.200	316	LN17_EV1	LN16_EV1			1	1	1	1	LN17_0D1	LN16_OD1	1	1	1		1	1	Line register	
NAME NAME	416	LN15_OD0	LN14_OD0	LN13_OD0	LN12_OD0	LN11_OD0	LN10_OD0	LN9_OD0	LN8_OD0	LN7_OD0	LN6_OD0	LN5_OD0	LN4_OD0	LN3_OD0	LN2_OD0	LN1_OD0	LN0_OD0		
1,00,000 1,00,000	916	LN15_OD1	LN14_OD1	LN13_0D1	LN12_OD1	LN11_OD1	LN10_OD1	LN9_OD1	LN8_OD1	LN7_OD1	LN6_OD1	LN5_OD1	LN4_OD1	LN3_OD1	LN2_OD1	LN1_OD1	LN0_OD1		1
CHAPTER CHAP	316	DIVS1	DIVSO	SELVCO		ı	1	ı	1	ı	I			ı	ı	I	ı		
Cont. Cont	716	FLC15	FLC14	FLC13	FLC12	FLC11	FLC10	FLC9	FLC8	FLC7	FLC6	FLC5	FLC4	FLC3	FLC2	FLC1	FLC0		
This column This column	346	CHK_FLC15	CHK_FLC14	CHK_FLC13	CHK_FLC12	CHK_FLC11	CHK_FLC10	CHK_FLC9	CHK_FLC8	CHK_FLC7	CHK_FLC6	CHK_FLC5	CHK FLC4	CHK_FLC3	CHK_FLC2	CHK_FLC1	CHK_FLC0	Status register 1	
The color The	716	GETPEEK3	GETPEEK2	GETPEEK1	GETPEEKO	5	1	GET HP1	GET HP0	SLS HP7	SIS HP6	SLS HP5	SIS HP4	SIS HP3	SIS HP2	SIS HP1	SIS HP0	Oldica legisler	
1,00,00, 1,00,00,00, 1,00,00,00, 1,00,00,00, 1,00,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00, 1,00,00,	3.6		FRAM			1 1	1 1	-							7				
March Marc	95						1 1			SLS7	SLS6	SLS5	SL.S4	SLS3	SLS2	SLS1	SLS0		
PACES FACES ""><td>916</td><td>DIVS1</td><td>DIVS0</td><td>SELVCO</td><td></td><td>1</td><td>1</td><td></td><td>1</td><td>1</td><td>1</td><td></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td></td><td>_</td></th<>	916	DIVS1	DIVS0	SELVCO		1	1		1	1	1		1	1	1	1	1		_
Control Cont	E 16	FLC15	FLC14	FLC13	FLC12	FLC11	FLC10	FLC9	FLC8	FLC7	FLC6	FLC5	FLC4	FLC3	FLC2	FLC1	FLC0		
Chieffe Fight Fight Fight Fight Figh	F16	CHK_FLC15	CHK_FLC14	CHK_FLC13	CHK_FLC12	CHK_FLC11	CHK_FLC10	CHK_FLC9	CHK_FLC8	CHK_FLC7	CHK_FLC6	CHK_FLC5	CHK_FLC4	CHK_FLC3	CHK_FLC2	CHK_FLC1	CHK_FLC0		
Cut Cut	916					BIFON	SLSLVL	1	-	SEKI7	SEKI6	SEKIS	SEKI4	SEK13	SEKI2	SEKI1	SEKIO	Status register 2	
Figure F	911	СЕТРЕЕК 3	GETPEEK2	GETPEEK1	GETPEEKO	ı	1	GET_HP1	GET_HP0	SLS_HP7	SLS_HP6	SLS_HP5	SLS_HP4	SLS_HP3	SLS_HP2	SLS_HP1	SLS_HP0		
1	21.6		HKAM			ı	ı	1	1	- 0	1 0	1 0	1 0	1 00	1 00	1 0	0		
Fig. 16 Fig. 14 Fig. 14 Fig. 16 Fig.	916	DIVS1	DIVSO	SELVCO	1 1	1 1	1 1	1 1	1 1	oro.	3530	OF CO	÷	0.00	3535	959	25.30		1
CHILLIAN CHILLIAN	516	FLC15	FLC14	FLC13	FLC12	FLC11	FLC10	FLC9	FLC8	FLC7	FLC6	FLC5	FLC4	FLC3	FLC2	FLC1	FLC0		
Authority Columbia	316	CHK_FLC15	CHK_FLC14	CHK_FLC13	CHK_FLC12	CHK_FLC11	CHK_FLC10	CHK_FLC9	CHK_FLC8	CHK_FLC7	CHK_FLC6	CHK_FLC5	CHK_FLC4	CHK_FLC3	CHK_FLC2	CHK_FLC1	CHK_FLC0		
Markey M	16					BIFON	SLSLVL			SEKI7	SEKI6	SEKI5	SEKI4	SEKI3	SEKI2	SEKI1	SEKIO	Status register 3	
MASTART MANUARE MANU	316	GETPEEK3	GETPEEK2	GETPEEK1	GETPEEK0	1	1	GET_HP1	GET_HP0	SLS_HP7	SLS_HP6	SLS_HP5	SLS_HP4	SLS_HP3	SLS_HP2	SLS_HP1	SLS_HP0		
MACHINE MAPA	9 9		LEVAIM			1	I	-	1	2 87	1 0	1 0	1 00	1 00	1 82	1 0	9		
Market M	3.6					1 1						2010		3	1	1	8		1
MAIL NAP	916	ADSTART	1			,	1	,	1	1	SEL SEP0	1	1	1	1	1	,		1
MAPAL MAPA	916	ı	ı	1	-	ı	1	VPS_VCO_ON	PDC_VCO_R1	PDC_VCO_R0		1	1	XTAL_VCO	-	-	1		
MACHIOLA MACHIOLA MACHIOLA MACHIOLA MACHIOLA MACHIOLA SELVTO	91=	-	ı			ı	-	ı	-	-	1	-	-	1		1	ı	for read	1
MANIMARKEL MAPA M	16	1				-	1	1		MACRO_ON		1	FLD1V	ı	1	1	-	for read	Т
HM84SEL	916	1	MPAL	dXN		- LIVE CK3	DIVE CK2	DIVE CK1	NORMAL DIVE CKO	DIV ESC7	SEPV0	SELX IZ	SELX 11	SELXIO	DIV ESC	DIV ESC1	- VIO		1
HORAX, ON DIV, JPSS DIV,	948	HM84SFI	1	1		DIV PDC8	DIV PDC7	DIV PDC6	DIV PDC5	DIV PDC4	DIV_F3C6	DIV PDC2	DIV PDC1	DIV PDC0	DIV PDCS2	DIV PDCS1	DIV PICSO		_
DIVCK7 DIVCK8 DIVCK4 DIVCK6	316				HORAX ON	DIV VPS8	DIV VPS7	DIV VPS6	DIV VPS5	DIV VPS4	DIV VPS3	DIV VPS2	DIV VPS1	DIV VPS0	DIV VPSS2	DIV VPSS1	DIV VPSS0		Т
DIVIDIDATION DIVI	116																		_
DIVY, CK7 DIVY, CK6 DIVY	516	1	1			ı	1		1	1	1		SLION_TIM	REG_FLD2V	REG_FLD1V	ADON_TIM	ADSEL		
SEL_POINT STEPANCE STEPANCE STRESTAN	316	DIVV_CK7	DIVV_CK6	DIVV_CK5	DIVV_CK4	DIVV_CK3	DIVV_CK2	DIVV_CK1	DIVV_CK0	DIVP_CK7	DIVP_CK6	DIVP_CK5	DIVP_CK4	DIVP_CK3	DIVP_CK2	DIVP_CK1	DIVP_CK0		1
SEL_POEC SEL_VPSH SEL_POCH SLICO SLI	2 Je					1	-		-		-	-		1	-	1	1		-
SEL_PDC SEL_VPSH SEL_PDCH SEL_VPSH SEL_PDCH SEL_VPSH SEL_PDCH SEL_VPSH SEL_PDCH SEL_VPSH SEL_PDCH SEL_VPSH SEL_PDCH SEL_VPSH SEL_PDCH	916					CTBCVNCGED			ADON VDS VDs	VDC VD7	- 400	VDC VDE	- NDC ND4	VBS VB3	VDC VD2	VBC VB1	ADLA I		1
SEL_PDEC SEL_VPSH SEL_PDCH PLSNOSH SEL_PDCH PLSNOSH	9,0					200			2	MASKA	MANORE	MASKE	MANORA	STATE OF THE STATE	MAN SKO	1000	WANGKO K		Т
PLSPOST PLSP	3.6	SEL_PDEC		SEL_VPSH	SEL_PDCH					- Albana	DISCOUNT I	ONO CIM	t NO VIII	NOV.	No.	NOVIN I	ONSWIN		1
HINTING HOUNTIA HANTIANA HANTIAN	916		1	1	1	1	1	1	PLSPOS8	PLSPOS7	PLSPOS6	PLSPOS5	PLSP0S4	PLSP0S3	PLSPOS2	PLSPOS1	PLSPOS0		_
FOOUNT16 HOOUNT17	916	-	_	-	_	-	-	_	PLSNEG8	PLSNEG7	PLSNEG6	PLSNEG5	PLSNEG4	PLSNEG3	PLSNEG2	PLSNEG1	PLSNEG0		
STB_ARES	91 =	HCOUNT15	HCOUNT14	HCOUNT13	HCOUNT12	HCOUNT11	HCOUNT10	HCOUNT9	HCOUNT8	HCOUNT7	HCOUNT6	HCOUNT5	HCOUNT4	HCOUNT3	HCOUNT2	HCOUNT1	HCOUNT0	for read	-
RAMTSEL VUKOUZ VUKOUL STCKON JSTCKON LATCHONO RAMTHDOR RAM	F16	STB_RES				1								1	1	1			-
RANTSEL YUKOUZ YUKOU STCKON JSTCKONY JSTCKONY JSTCKONY JSTCKONY JSTCKONY RANTHONOR	910	1				1	1	ı	1	1	1	1	1	1	1	1	1		_
STBYO VERTX	216	RMTSEL	YUKOU2	YUKOU1	YUKOU0	JSTCKON	JSTCKDIV1	JSTCKDIVO	RMTHD0(8)	RMTHD0(7)	RMTHD0(6)	RMTHD0(5)	RMTHD0(4)	RMTHD0(3)	RMTHD0(2)	RMTHD0(1)	- RMTHD0(0)		1
EXACF _ STBY1 PTC9 HINT_LINE8 HINT_LINE6 HINT_LINE5 HINT_LINE3 HINT	316			STBY0	VERTX		FILDIV1	FILDIVO	RMTHD1(8)	RMTHD1(7)	RMTHD1(6)	RMTHD1(5)	RMTHD1(4)	RMTHD1(3)	RMTHD1(2)	RMTHD1(1)	RMTHD1(0)		Т
EXAOFF _ _ STBY1 PTD8 PTC8 HINT_LINES HINT_LINES HINT_LINES HINT_LINE3	416	1	1			I	1		1	1	1	1	1	1	1	1	1		
HINTS HINTS HINTS HINTO INTERMTS INTERMTS INTERMTO VINTS VINTS VINTS	516	EXAOFF	ı	1	1	STBY1	PTD8	PTC8	HINT_LINE8	HINT_LINE7	HINT_LINE6	HINT_LINE5	HINT_LINE4	HINT_LINE3	HINT_LINE2	HINT_LINE1	HINT_LINE0		
	316	-	ı		ı	HINT3	HINT2	HINT1	OTNIH	INTRMT3	INTRMT2	INTRMT1	INTRMT0	VINT3	VINT2	VINT1	VINTO		\neg

For accessing to expansion register data, set accessing address (DA5 to DA0) (shown in Table 2.14.4) to expansion register address control register (address 021616). Then write data (DD15 to DD0) by expansion register data control register (address 021816). When end the data accessing, expansion register address control register increments address automatically. Then, next address data writing is possible.

Expansion register access registers are shown in Figure 2.14.9, expansion register access block diagram is shown in Figure 2.14.10, and expansion register bit compositions are shown in p201 to 228.




Figure 2.14.9 Expansion register access registers composition




Figure 2.14.10 Expansion register access block diagram

Bit composition of an expansion register

(1) Address 0016 (=DA5 to 0)


DD15	DD8DD7 DD0				
			.		
		Bit symbol	Bit name	Function	R W
		LN0_EV0	The 0th line state register selection bit	As for the slicing method of the n-th line (Notes 1), it is chosen which set of the	
		LN1_EV0	The 1st line state register selection bit	 state register settings of the three sets (Notes 2) is used with the combination of LNn_EV0 (address 0016 and 0216, 	
		- LN2_EV0	The 2nd line state register selection bit	n = 0 to 17) and LNn_EV1 (addresss 0116 and 0316, n= 0 to 17.)	00
		- LN3_EV0	The 3rd line state register selection bit	Four kinds of following state registers can be chosen for every line (Notes 3.)	00
		LN4_EV0	The 4th line state register selection bit	LNn_EV1 LNn_EV0 State register(Notes 2)	00
		LN5_EV0	The 5th line state register selection bit	0 1 State register 1 1 0 State register 2 1 1 State register 3	00
		LN6_EV0	The 6th line state register selection bit		00
		LN7_EV0	The 7th line state register selection bit		00
		LN8_EV0	The 8th line state register selection bit		00
		LN9_EV0	The 9th line state register selection bit		00
		- LN10_EV0	The 10th line state register selection bit		00
	<u> </u>	LN11_EV0	The 11th line state register selection bit		00
		LN12_EV0	The 12th line state register selection bit		00
		LN13_EV0	The 13th line state register selection bit		00
		LN14_EV0	The 14th line state register selection bit		00
1		LN15_EV0	The 15th line state register selection bit		00

Notes 1. The n-th line: The number of lines after a slice start.

Please refer to the supplement (3) of 2.14.6 extension register composition (P230) for details.

Notes 2. 06h to 0Ch address: State register 1 0Dh to 13h address: State register 2 14h to 1Ah address: State register 3

Notes 3. The example of a setting.



(2) Address 0116 (=DA5 to 0)

DD15	DD8DD7	DD0				
			Bit symbol	Bit name	Function	R W
			LN0_EV1	The 0th line state register selection bit	Refer to LNn_EV0 (address 0016)	00
			LN1_EV1	The 1st line state register selection bit		00
			LN2_EV1	The 2nd line state register selection bit		00
			LN3_EV1	The 3rd line state register selection bit		00
			LN4_EV1	The 4th line state register selection bit		00
			LN5_EV1	The 5th line state register selection bit		00
			LN6_EV1	The 6th line state register selection bit		00
			LN7_EV1	The 7th line state register selection bit		00
			LN8_EV1	The 8th line state register selection bit		00
			LN9_EV1	The 9th line state register selection bit		00
			LN10_EV1	The 10th line state register selection bit		00
	ļ		LN11_EV1	The 11th line state register selection bit		00
			LN12_EV1	The 12th line state register selection bit		00
			LN13_EV1	The 13th line state register selection bit		00
			LN14_EV1	The 14th line state register selection bit		00
İ			LN15_EV1	The 15th line state register selection bit		00


(3) Address 0216 (=DA5 to 0)

DD15	DD8DD7	DD0				
			Bit symbol	Bit name	Function	R W
			Nothing is	assigned.		××
			LN16_OD0	The 16th line state register selection bit	Refer to LNn_OD0 (address 0416)	00
			LN17_OD0	The 17th line state register selection bit		00
			Nothing is	assigned.		××
			LN16_EV0	The 16th line state register selection bit	Refer to LNn_EV0 (address 0016)	00
Ĺ			LN17_EV0	The 17th line state register selection bit		00

(4) Address 0316 (=DA5 to 0)

DD15	DD8DD7	DD0				
- 77			Bit symbol	Bit name	Function	R W
			Nothing is	assigned.		××
			LN16_OD1	The 16th line state register selection bit	Refer to LNn_OD0 (address 0416)	00
	<u> </u>		LN17_OD1	The 17th line state register selection bit		00
			Nothing is	assigned.		××
-			LN16_EV1	The 16th line state register selection bit	Refer to LNn_EV0 (address 0016)	00
ļ			LN17_EV1	The 17th line state register selection bit		00

(5) Address 0416 (=DA5 to 0)




Notes 1. The n-th line: The number of lines after a slice start.

Please refer to the supplement (3) of 2.14.6 extension register composition, and (P230) for details.

Notes 2. 06h to 0Ch address: State register 1 0Dh to 13h address: State register 2 14h to 1Ah address: State register 3

Notes 3. The example of a setting.




(6) Address 0516 (=DA5 to 0)

DD15	DD8	DD7 DD0				
			Bit symbol	Bit name	Function	RW
			LN0_OD1	The 0th line state register selection bit	Refer to LNn_OD0 (address 0416)	00
			LN1_OD1	The 1st line state register selection bit		00
			LN2_OD1	The 2nd line state register selection bit		00
			LN3_OD1	The 3rd line state register selection bit		00
			LN4_OD1	The 4th line state register selection bit		00
			LN5_OD1	The 5th line state register selection bit		00
			LN6_OD1	The 6th line state register selection bit		00
			LN7_OD1	The 7th line state register selection bit		00
			LN8_OD1	The 8th line state register selection bit		00
	1		LN9_OD1	The 9th line state register selection bit		00
			LN10_OD1	The 10th line state register selection bit		00
	L		LN11_OD1	The 11th line state register selection bit		00
			LN12_OD1	The 12th line state register selection bit		00
			LN13_OD1	The 13th line state register selection bit		00
			LN14_OD1	The 14th line state register selection bit		00
İ			LN15_OD1	The 15th line state register selection bit		00

(7) Address 0616, 0D16, 1416 (=DA5 to 0)

DD15	DD8DD7	DD0					
Щ	11000000	0 0	· ·		1	Forestion	R W
		: :	Bit symbol	Bit name		Function	R W
			Reserved b	it		Must set to "0."	x O
			Reserved b	it		Must set to "1."	×O
			Nothing is a	assigned.			××
			0511/00	The PLL selection bit for	0	PDC	
			SELVCO	slice	1	VPS	
			DIVS0	The clock division bit for slice		0 0 no	ed value division ded by 2
			DIVS1			1 0 divid	led by 3 led by 5

(8) Address 0716, 0E16, 1516 (=DA5 to 0)



(9) Address 0816, 0F16, 1616 (=DA5 to 0)

DD15	DD8DD7 DD0				
		Bit symbol	Bit name	Function	R W
		CHK_FLC0	Framing code check selection bit	When acquiring data, it sets up whether framing code set up by FLC 0 to 15 (addresses 0716, 0E16, and 1516) is	00
		CHK_FLC1		checked or not per bit. Data will be acquired if the n-th bit which is set as check is in agreement.	00
		CHK_FLC2			0
		CHK_FLC3		CHK_FLCn n-th bit 0 check	00
		CHK_FLC4		1 No check	00
	· · · · · · · · · · · · · · · · · · ·	CHK_FLC5			0
	<u> </u>	CHK_FLC6			00
	1	CHK_FLC7			00
		CHK_FLC8			00
		CHK_FLC9			0.0
	<u> </u>	CHK_FLC10			00
	<u> </u>	CHK_FLC11			00
		CHK_FLC12			00
		CHK_FLC13			00
		CHK_FLC14			00
i		CHK_FLC15			00

(10) Address 0916, 1016, 1716 (=DA5 to 0)

DD15 DD8DD7	DD0								
	 	Bit symbol	Bit name			Fu	ınction	R	w
		SEKI0	Data slicer control bit 1		0 0 1	SEKI0 0 1 0	N 5 4 3	С	0
		SEKI1		N-	1	1	With no differentiation (Note 1) value after SEKI7.6	C	0
		SEKI2	Data slicer control bit 2		0 0 1	SEKI2 0 1	N 4 3 1	С	0
		SEKI3		i	n front o	of N/8 cycle	No differentiation m the digitized data es (clock line cycle) after SEKI0 and 1.	С	0
		SEKI4	Data slicer control bit 3		0 0 1	SEKI4 0 1 0	N 4 3 1	С	0
· · · · · · · · · · · · · · · · · · ·		SEKI5		iı	n front o	of N/8 cycle	No differentiation m the digitized data es (clock line cycle) after SEKI3 and 2.	С	0
		SEKI6	Data slicer control bit 4		0 0 1	0 1 0	N 4 3 5	С	0
		SEKI7			digita or N clo		averaged after AD	С	0
		Nothing is	assigned.					×	×
		Reserved b	it	N	lust se	et to "1."		×	0
		SLSLVL	Slice level measurement period selection bit	0	<u> </u>		ock run-in ock run-in	×	0
		BIFON	Data format selection bit	0	-	Return Ze ase type		-c	0
		Reserved b	it	N	lust se	et to "0."		x	0
		Reserved b	it	N	lust se	et to "1."		x	0
<u> </u>		Reserved b	it	N	lust se	et to "0."		x	0

Note 1. Multiplying factor set up by SEKI6 and SEKI7. However, do not set it with (SEKI7, SEKI6) = (1, 1).


(11) Address 0A16, 1116, 1816 (=DA5 to 0)

DD15			DD8DD)7		DD0				
		0 1								
							Bit symbol	Bit name	Function	R W
							SLS_HP0	Slice check start position selection bit	It will become below if data slice start position is made into SLS_HS.	00
						<u> </u>	SLS_HP1		$SLS_HS = T2X\sum_{n=0}^{7} SLS_HPn$	00
							SLS_HP2		T2 : Clock run-in cycle /2	00
							SLS_HP3			00
					<u> </u>		SLS_HP4			0.0
							SLS_HP5		The position where framing code	00
				İ			SLS_HP6		begins to be checked is set up. Setup in a 1-bit unit is possible.	00
							SLS_HP7			00
							GET_HP0	Phase fine-tuning bit	Slice data 0/1 judging clock is tuned finely.	00
			i				GET_HP1		·	00
		<u> </u>					Reserved bi	it	Must set to "1."	x O
							Reserved bi	it	Must set to "0."	x O
							GETPEEK0	Peak detection period selection bit 0	GETPEEK1 GETPEEK0 Clook run-in period 0	00
							GETPEEK1	Peak detection period selection bit 1	1 0 6 1 1 8	00
							GETPEEK2	Peak detection period selection bit 2	With clock compensation With no clock compensation	00
i							GETPEEK3	Peak detection period selection bit 3	Only a mountain is detected. A mountain and a valley are detected.	00

(12) Address 0B16, 1216, 1916 (=DA5 to 0)

DD15	DD8DD7	DD0						
0 1 0		0 0 0						
			Bit symbol	Bit name		Function	R W	
			Reserved bit			Must set to "0."		
			Reserved bi	it	N	Must set to "1."	x O	
			FRAM	The number selection bit of framing code check bits	0	15-bit check 16-bit check		
			Reserved bi	it	N	Nust set to "0."	x O	

(13) Address 0C16, 1316, 1A16 (=DA5 to 0)



(14) Address 1B₁₆ (=DA₅ to 0)

DD15	DD8DD7	DD0				
000		0 0 0	Г <u>-</u>			
		1 1 1	Bit symbol	Bit name	Function	R ! W
		<u> </u>	Reserved b	pit	Must set to "0."	× O
			Reserved b	oit	Must set to "1."	×O
			Reserved b	oit	Must set to "0."	×O
			Nothing is	assigned.		××
			Reserved b	oit	Must set to "0."	× O


(15) Address 1C₁₆ (=DA₅ to 0)

DD15			DD8	DD	7		_				DO						
0 0	0 0	0 0	0	0		0	0	0	0	0	0						
				Ţ	-	T	Τ	Ξ	-	-	T	Bit symbol	Bit name		Function	R	W
						į.	.j	Ĺ.	<u>.</u>	i.	<u>.</u>	Reserved b	it	N	flust set to "0."	×	0
				-	-							. SELSEP0	H•V input selection bit	0	Separated H•V is used.	-0:	\supset
			į									OLLOLI 0	Hev input selection bit	1	H•V of an external input is used.		
		j.i.	Ĵ	.i.								Reserved bi	it	N	flust set to "0."	×	0
												ADSTART	A/D conversion completion bit	0	Conversion completion		\supset
												ABOTAIN	A/D conversion completion bit	1	Under conversion		기


(16) Address 1D16 (=DA5 to 0)

DD15	DD8DD7	DD0						
			Bit symbol	Bit name		Function	R	W
			Nothing is a	assigned.			×	×
			XTAL_VCO	Synchronous clock oscillation	0	Clock for insides stop		
			XTAL_VCO	selection bit	1	Clock for insides oscillation		
			Reserved b	it	М	lust set to "0."	×	0
		!	DD0 1/00 01/	PDC clock oscillation	0	PDC clock stop		
		'	PDC_VCO_ON	selection bit	1	PDC clock oscillation		
			PDC_VCO_R0	PDC clock oscillation change bit		DC_VCO PDC_VCO R0		
			PDC_VCO_R1		-	0 0 Select PDC clock 1 0 Select EPG-J clock	×	
	,					0 1 Do not set up 1 Do not set up		
					L	I I Do not set up		
	L		VPS_VCO_ON	VPS clock oscillation	0	VPS clock stop		
			VI 0_V00_0IV	selection bit	1	VPS clock oscillation	igsqcup	
			Reserved b	it	М	lust set to "0."	×	0
			Nothing is a	assigned.			×	×

(17) Address 1E₁₆ (=DA5 to 0)



(18) Address 1F₁₆ (=DA5 to 0)



(19) Address 2016 (=DA5 to 0)

DD15	000	8DD7	DD0							
		ı Ÿı		Bit symbol	Bit name		Function	R W		
				Reserved b	pit	М	ust set to "0."	x O		
				SELXT0	Synchronous (fsc) clock phase adjustment control bit		Set up (SELXT1, SELXT0) = (1, 0)			
				SELXT1				00		
				SELXT2	Synchronous (fsc) clock division control bit (Note1)	0	Divided by 32 Setup divided value (refer to address 2116 DIV_FSC)	00		
				SEPV0	Vertical synchronous separation standard selection bit	0	Detected in L period of 15μs/22μs. Detected in L period of 22μs.	00		
		Ĺ		Reserved bit			Must set to "0."			
				NORMAL	Framing code check control bit	0	5 The state of the			
				Reserved b	oit	М	x O			
				NXP	Broadcast method selection bit	E	NXP MPAL Broadcast method 0 0 NTSC 0 1 M-PAL	00		
				MPAL		E	0 1 M-PAL 1 0 PAL 1 1 Do not set up	00		
<u> </u>				Reserved b	oit	М	ust set to "0."	x O		

(20) Address 2116 (=DA5 to 0)

DD15	DD8DD7	DD0				
		::*:*:*:	Bit symbol	Bit name	Function	R¦W
			DIV_FSC0	The divided value selection bit of PLL for fsc	The divided clock frequency fsc is adjusted to the phase comparison	00
			DIV_FSC1		with a main clock.	00
			DIV_FSC2	f fsc = f P1 $\times \sum_{n=0}^{7} 2^n$ DIV_FSCn	00	
			DIV_FSC3		f P1 : Divided main clock frequency	00
			DIV_FSC4		Set up with DIV_FSC7 to 0 =(00111010) 2.	00
		ļ	DIV_FSC5		When set these bits, set the SELXT2 bit (address 2016) to "1."	00
			DIV_FSC6			00
			DIV_FSC7			00
			DIVF_CK0	The main clock devision value selection bit for phase	Using for the phase comparison with fsc PLL, the divided main clock	00
			DIVF_CK1	comparison	frequency fP1 is adjusted. 10MHz = f P1 $\times \sum_{n=0}^{3} 2^n$ DIVF_CKn	00
	<u> </u>		DIVF_CK2		Set up with DIVF_CK3 to 0	00
			DIVF_CK3		=(0101)2.	00
			Nothing is	assigned.		××

(21) Address 2216 (=DA5 to 0)

DD15	DD8DD7	DD0				
			Bit symbol	Bit name	Function	R¦W
			DIV_PDCS0	The PLL fine-tuning bit for PDC	Slice clock frequency fPDC for PDC is adjusted.	00
			DIV_PDCS1		$f PDC = f H \times \left(\sum_{n=0}^{8} 2^n DIV_PDCn \right)$	00
			DIV_PDCS2		$+\sum_{m=0}^{2} 2^{m-3} DIV_PDCSm$	00
			DIV_PDC0	The divided value selection bit of PLL for PDC	f н : Horizontal synchronized signal frequency	00
		1	DIV_PDC1		When select synchronization with main	00
		j	DIV_PDC2		clock, set these bits as follows. • When teletext (PDC) data is acquired / DIV_PDC8 to 0, DIV_PDCS2 to 0	00
			DIV_PDC3		(= (00000100011)2 • When EPG-J is acquired	00
	1		DIV_PDC4		(DIV_PDC8 to 0, DIV_PDCS2 to 0 = (00000101000)2	00
			DIV_PDC5			00
	İ		DIV_PDC6			00
			DIV_PDC7			00
ļ			DIV_PDC8			00
			Nothing is	assigned.		××
			HM84SEL	8/4 humming polarity	0 Normal	
			HIVIO43EL	selection bit	The 4-bit data of 8/4 humming is reversal-outputted.	0:0

(22) Address 2316 (=DA5 to 0)

DD15	DD8DD7	DD0				
0 0 0						
			Bit symbol	Bit name	Function	RW
			DIV_VPSS0	The PLL fine-tuning bit for VPS	Slice clock frequency fpbc for VPS is adjusted.	00
			DIV_VPSS1		$f VPS = f H \times \left(\sum_{n=0}^{8} 2^n DIV_VPS n \right)$	00
			DIV_VPSS2		$+\sum_{m=0}^{2} 2^{m-3} DIV_VPSSm$	00
			DIV_VPS0	The divided value selection bit of PLL for VPS	f н : Horizontal synchronized signal frequency	00
			DIV_VPS1	5 5 22 15 1 5	Usually, 30 is specified.	00
		ļ	DIV_VPS2		DIV_VPS8 to 0, DIV_VPS82 to 0 = (00000011110)2	00
			DIV_VPS3		(00000011110)	00
			DIV_VPS4			00
			DIV_VPS5			00
			DIV_VPS6			00
	İ		DIV_VPS7			00
			DIV_VPS8			00
			HORAX_ON	Horizontal synchronized signal		00
			TIONAX_ON	selection bit	1 The digital input of HOR	
			Reserved b	it	Must set to "0."	× O

(23) Address 2416 (=DA5 to 0)

DD15	DD8DD7	DD0				
000000	00000000	0 0 0				
			Bit symbol	Bit name	Function	R W
			Reserved b	Dit .	Must set to "0."	x O


(24) Address 2516 (=DA5 to 0)

DD15	DD8DD7	DD0						
0 🛛 0	1 0 0 1 1 0 0 0							
			Bit symbol	Bit name		Function	R	W
			ADOEL		0	Normal		
			ADSEL	A/D conversion slice bit	1	The digital value after A/D conversion is given from outside (with register).		
		! ! ! !	ADON TIM	A/D operation control bit	0	Programmable		
			ADON_TIM	A/D operation control bit	1	Slice period		\mathbb{M}
			DEC ELDAV	The 1st field slice start line	0	Slice starts from the line specified by VPS_VP 8 to 0.		
			REG_FLD1V	compensation bit	1	Slice starts from (the line specified by V PS_VP 8 to 0 +1).		1
			DEO EL BOY	The 2nd field slice start line	0	Slice starts from the line specified by VPS VP 8 to 0.		
		:	REG_FLD2V	compensation bit	1	Slice starts from (the line specified by VPS VP 8 to 0 +1).	Г	19
					0	Every line (CHECK_START)		
			SLICEON_TIM	Slice selection bit	1	Programmable (PRE_START)	М	
			Reserved b	it	М	ust set to "0."	×	0
			Reserved b	it	М	ust set to "1."	×	0
			Reserved b	it	М	ust set to "0."	×	0
			Reserved b	it	М	ust set to "1."	×	0
			Reserved b	it	М	ust set to "0."	×	0
			Nothing is a	ssigned.			x	×
İ			Reserved b	it	М	ust set to "0."	×	0

(25) Address 2616 (=DA5 to 0)

DD15		DD8DD7	DD0				
TIT				Bit symbol	Bit name	Function	R¦W
				DIVP_CK0	The clock division value selection bit for phase comparison with a PDC clock	The divided clock used for the phase comparison with a PDC clock is set up.	00
				DIVP_CK1	Companson with a F DC Clock	$frsc = froc \times \sum_{n=0}^{7} {}^{n}DIVS_CKn$	00
				DIVP_CK2		fPDC : The slice clock frequency	00
				DIVP_CK3		for PDC (please refer to DIV_PDCS0 to 2 and DIV_PDC0 to 8	00
			1	DIVP_CK4		(address 2216).) When teletext (PDC) data is acquired	00
			İ	DIVP_CK5		DIVP_CK7 to 0 = (00100110)2 When EPG-J is acquired	00
		1 1 1		DIVP_CK6		DIVP_CK7 to $0 = (00110101)2$	00
		1		DIVP_CK7			00
		İ		DIVV_CK0	The clock division value selection bit for phase comparison with a VPS clock	The divided clock used for the phase comparison with a VPS clock is set up.	00
	1 1 1 -			DIVV_CK1		$frsc = fvps \times \sum_{n=0}^{7} 2^{n} DIVV_CKn$	00
	1			DIVV_CK2		fvps : The slice clock frequency for VPS (refer to	00
	L			DIVV_CK3		DIV_VPSS0 to 2 and DIV_VPS0 to 8	00
	i			DIVV_CK4		(address 23 ₁₆).)	00
				DIVV_CK5		Usually, 46 is specified. DIVV_CK7 to 0 = (00101110)2	00
				DIVV_CK6			00
1				DIVV_CK7			00

(26) Address 2716 (=DA5 to 0)




(27) Address 2816 (=DA5 to 0)

DD15	DD8DD	7				DD0						
0 0 0 0 0	0	0 (0	0								
	1111		Ţ	H	Ţ	T	Bit symbol	Bit name		Function	R	:w
					i	i		Data acquisition selection bit	0	Acquisition of slice data		0
		1 :	-	: :	-		ADLAT	Zaka dogalokion bolobilon bit	1	Acquisition of A/D data		
					-		START	Slice data selection bit		Buffer memory 1: Control data Data Data Data Data Data Data Data Data Data Data Dat	0	
]].			Reserved I	bit	N	Must set to "0."	1	0
		-		:				A/D lower bit selection bit	0	Normal		0
							6BITOFF	742 lower sit colocien sit	1	Stop by 6th bit of A/D	1°	\mathbb{I}^{-1}
	111	.ii	i				Reserved I	bit	N	Must set to "0."	×	0
							ADON	Data slicer control bit	0	Data slicer OFF. (The amplifier for slicer is also turned off). Data slicer ON (see INTAD and the INTDA about the amplifier for slicer)	0	0
								The amplifier control bit for	0	Always data slicer ON.	_	
							INTAD	data slicers	1	On 3 to 23 lines and 315 to 335 line amplifier ON On other line amplifier OFF	\square	\subseteq
								The rudder resistance control	0	Always rudder resistance for data slicer ON.		
							INTDA	bit for data slicers	1	On 3 to 23 lines and 315 to 335 line Rudder resistance ON. On other line Rudder resistance OFF	\square	
							Reserved I	bit	N	Must set to "0."	x	0


(28) Address 2916 (=DA5 to 0)

DD15	DD8D	D7			DD0						
0 0 0 0											
						Bit symbol	Bit name		Function	R	W
					İ	· VPS_VP0	Setup of a slice start line (Shared by the first field and		a slice start line is made into SLI_VS	0	0
						VPS_VP1	the second field) Usually, 18-line slice data	<t< td=""><td>The first field> $SLI_{VS} = \sum_{n=0}^{8} 2^{n} VPS_{VPn} + 2$</td><td>0</td><td>0</td></t<>	The first field> $SLI_{VS} = \sum_{n=0}^{8} 2^{n} VPS_{VPn} + 2$	0	0
				į		- VPS_VP2	from 6th line is stored. (VPS_VP8 to VPS_VP0 = "316" fixed)	<tr< td=""><td>ne second field></td><td></td><td>0</td></tr<>	ne second field>		0
						- VPS_VP3		Th	$SLI_{VS} = \sum_{n=0}^{8} 2^{n} VPS_{VPn} + 314$ the data for 18 lines is stored in		0
			<u> </u>			VPS_VP4			ce RAM from the line set up by s register.	0	0
						VPS_VP5				0	0
		<u> </u>				VPS_VP6				0	0
						VPS_VP7				0	0
						VPS_VP8				0	0
						SLI GO	Slice ON/OFF control bit	0	Slice OFF	0	
						361_60	Onde Orly Or 1 Control Dit	1	Slice ON		
	<u> </u>					SYNCSEP ON0	Synchronous separate	0	Synchronous separate circuit OFF		
							selection bit	1	Synchronous separate circuit ON		
						STBSYNCSEP	Synchronous separate input	0	SYNCIN analog input	0	
							control bit	1	SYNCIN digital input	Ľ	
						Reserved b	oit	N	Must set to "0."	×	0


(29) Address 2A₁₆ (=DA₅ to 0)




(30) Address 2B₁₆ (=DA₅ to 0)



(31) Address 2C16 (=DA5 to 0)




(32) Address 2D16 (=DA5 to 0)




(33) Address 2E₁₆ (=DA5 to 0)

DD15	DD8DD7	DD0				
			Bit symbol	Bit name	Function	RW
			HCOUNT0	Synchronous detection bit	A horizontal synchronized signal is counted. These bits are reset by set	O×
			HCOUNT1		the VERTX bit (address 3316) to "0."	O X
			HCOUNT2			O×
			HCOUNT3			O X
			HCOUNT4			O×
		ļ	HCOUNT5			O X
		:	HCOUNT6			O×
	L		HCOUNT7			O X
			HCOUNT8			o×
			HCOUNT9			o×
	1		HCOUNT10			O X
	1		HCOUNT11			O X
	L		HCOUNT12			O X
			HCOUNT13			o ×
			HCOUNT14			O×
İ			HCOUNT15			o x

(34) Address 2F16 (=DA5 to 0)




(35) Address 3016 (=DA5 to 0)




(36) Address 3116 (=DA5 to 0)

סויטט	לטטאטט	טטט				
0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0				
			Bit symbol	Bit name	Function	R¦W
			Reserved	bit	Set to "0" usually	x O

(37) Address 3216 (=DA5 to 0)



(38) Address 3316 (=DA5 to 0)




Note 1. Refer to RMHTD0 (0) to (8) (address 3216)

(39) Address 3416 (=DA5 to 0)

DD15	DD8DD7	DD0				
0 0 0 0 0	0 0 0 0 0 0 0 0	0 0				
		TT	Bit symbol	Bit name	Function	R W
			Reserved	bit	Must set to "0."	x O

(40) Address 3516 (=DA5 to 0)



Note 1. Signal selected by the EXAOFF bit is output.

Note 2. For PTC8 = "1" setting.

Note 3. Refer to HINT_LINEn.

(41) Address 3616 (=DA5 to 0)

DD15	DD8DD7	DD0				
0 0 0 0						
			Bit symbol	Bit name	Function	R W
		<u> </u>	VINT0	SLICEON interruption control test bit	0000 : Interrupt disabled (Note 3) 1011 : Interrupt enabled	00
			VINT1		Others : Do not set up	00
			VINT2		When the period of data acquisition expires, the interrupt occurs by setting these bits to 1011.	00
			VINT3		Set up the TB5IC register (Note 4) when use by "Interrupt enabled."	00
			INTRMT0	Remote control interruption control bit (Note 1)	0000 : Interrupt disabled (Note 3) 1010 : Interrupt enabled	00
			INTRMT1		Others : Do not set up	00
			INTRMT2		Set up the TB4IC register (Note 4) when use by "Interrupt enabled."	00
			INTRMT3			00
			HINT0	HINT interruption control test bit (Note 2)	0000 : Interrupt disabled (Note 3) 1001 : Interrupt enabled	00
	1		HINT1		Others : Do not set up	00
			HINT2		Set up the TB3IC register (Note 4) when use by "Interrupt enabled."	00
			HINT3			00
			Reserved b	it	Must set to "0."	x O

Note 1. Refer to 2.14.6 Expansion Register Construction Composition.

Note 2. Refer to the function of HINT_LINEn (Address 3516.)

Note 3. Set these bits to 0000 when use the interrupt of Timer B3, Timer B4, or Timer B5.

Note 4. Refer to Figure 2.7.3 Interrupt Control Registers.

2.14.6 Expansion Register Construction Composition

(1) Acquisition timming

The SLICEON signal is output in the acquisition possible period.




Figure 2.14.11 Acquisition timing

(2) Synchronized signal detection circuit

The vertical synchronous period count of the number of pulses of the horizontal synchronized signal of a compound video signal is carried out during a fixed period. The horizontal synchronous number of pulses can always be read from an expansion register.

A block diagram is shown in Figure. 2.14.12.




Figure 2.14.12 Block diagram of Synchronized detection circuit

(3) Register related to Slicer

The relation between V, H signal, and the register related to slicer is shown in Figure. 2.14.13 and Figure. 2.14.14.




Figure 2.14.13 Register related to slicer (1)




Figure 2.14.14 Register related to slicer (2)

(4) Remote control pattern recognition

Pattern matching of remote control is performed using a sub clock oscillation. Remote control input is input from RMTIN terminal. Interruption is generated when pattern matching is in agreement.

The example of a waveform of pattern watching is shown in Figure.2.14.15.

The flow of pattern watching is shown in Figure.2.14.16.




Figure 2.14.15 Example of waveform of pattern matching




Figure 2.14.16 Flow of pattern matching

2.14.7 8/4 Humming Decoder

8/4 humming decoder opetates only by written the data which is 8/4 humming- decoded to 8/4 humming register (address 021A16). 8/4 humming register consists of 16 bits, can decode two data at once. Can obtain the decoded result by reading 8/4 humming register, and the decoded value and error information are output. Corrects and outputs the decoded value for single error, and outputs only error information for double error. Decoded result is shown in Figure 2.14.17 and humming 8/4 register composition is shown in Figure 2.14.18.




Figure 2.14.17 Decoded result




Figure 2.14.18 Humming 8/4 register composition

2.14.8 24/18Humming Decoder

24/18 humming decoder operates only by written the data which is 24/18 humming-encoded to 24/18 humming register 0 (address 021C₁₆) and 1 (address 021E₁₆). Can obtain the decoded result by reading the same 24/18 humming register. Decoded result is shown in Figure 2.14.19 and humming 24/18 register composition is shown in Figure 2.14.20.




Figure 2.14.19 Decoded result





Figure 2.14.20 Humming 24/18 register composition

Continuous error correction

When uses humming 8/4 (address 021A₁₆) at the same time as humming 24/18, can do the continuous error correction.

Continuous error correction sequence is shown in Figure 2.14.21.



- Writes data A to address 021C₁₆ and writes data B to address 021E₁₆. (Setting the humming data ① and L of humming data ②.)
- 2. Reads addresses $021C_{16}$ and $021E_{16}$ data (Obtains the decoded value and error information on the humming data \oplus).
- Writes data C to address 021A₁₆ (Setting H and M of the humming data @).
- Reads addresses 021C₁₆ and 021E₁₆ data (Obtains the decoded value and error information on the humming data ②).
- 5. Writes data D to address 021C₁₆ and writes data E to 021E₁₆ (Setting the humming data ③ and L of humming data ④.)
- Reads addresses 021C₁₆ and 021E₁₆ data (Obtains the decoded value and error information on the humming data ③).
- Writes data F to address 021A₁₆ (Setting H and M of the humming data ⊕).
- Reads addresses 021C₁₆ and 021E₁₆ data (Obtains the decoded value and error information on the humming data ④).

Figure 2.14.21 Continuous error correction sequence

Then, because using a part of circuit of humming 8/4 about this operation, cannot use this operation at the same time.

When using the humming circuit, do the decoded result reading operation at once after the setting data of humming. And do not access other memories (Including the humming circuit) before reading of the decoded result.

2.14.9 I/O Composition of pins for Expansion Memory

Figure 2.14.22 and figure 2.14.23 show pins for expansion memory.




Figure 2.14.22 Pins for expansion memory (1)




Figure 2.14.23 Pins for expansion memory (2)

2.15 Programmable I/O Ports

The programmable input/output ports (hereafter referred to simply as "I/O ports") consist of 87 lines P0 to P10 (except P85). Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. P85 is an input-only port and does not have a pull-up resistor. Port P85 shares the pin with $\overline{\text{NMI}}$, so that the $\overline{\text{NMI}}$ input level can be read from the P8 register P8_5 bit.

Figures 2.15.1 to 2.15.5 show the I/O ports. Figure 2.15.6 shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output, or a bus control pin.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.

When using any pin as a bus control pin, refer to "Bus Control."

(1) Port Pi Direction Register (PDi Register, i = 0 to 10)

Figure 2.15.7 shows the direction registers.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

During memory extension and microprocessor modes, the PDi registers for the pins functioning as bus control pins (Ao to A19, Do to D15, \overline{CSO} to $\overline{CS3}$, \overline{RD} , $\overline{WRL/WR}$, $\overline{WRH/BHE}$, \overline{ALE} , \overline{RDY} , \overline{HOLD} , \overline{HLDA} , and BCLK) cannot be modified.

No direction register bit for P85 is available.

(2) Port Pi Register (Pi Register, i = 0 to 10)

Figure 2.15.8 show the Pi registers.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

During memory extension and microprocessor modes, the PDi registers for the pins functioning as bus control pins (Ao to A19, Do to D15, \overline{CSO} to $\overline{CS3}$, \overline{RD} , $\overline{WRL/WR}$, $\overline{WRH/BHE}$, \overline{ALE} , \overline{RDY} , \overline{HOLD} , \overline{HLDA} , and BCLK) cannot be modified.

(3) Pull-up Control Register 0 to Pull-up Control Register 2 (PUR0 to PUR2 Registers)

Figure 2.15.9 shows the PUR0 to PUR2 registers.

The PUR0 to PUR2 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

However, the pull-up control register has no effect on P0 to P3, P40 to P43, and P5 during memory extension and microprocessor modes. Although the register contents can be modified, no pull-up resistors are connected.

(4) Port Control Register

Figure 2.15.10 shows the port control register.

When the P1 register is read after setting the PCR register's PCR0 bit to "1", the corresponding port latch can be read no matter how the PD1 register is set.




Figure 2.15.1. I/O Ports (1)




Figure 2.15.2. I/O Ports (2)




Figure 2.15.3. I/O Ports (3)




Figure 2.15.4. I/O Ports (4)




Figure 2.15.5. I/O Ports (5)





Figure 2.15.6. I/O Pins



Note 1: Make sure the PD9 register is written to by the next instruction after setting the PRCR register's PRC2 bit to "1" (write enabled).

Note 2: During memory extension and microprocessor modes, the PD register for the pins functioning as bus control pins (Ao to A19, Do to D15, CSo to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA and BCLK) cannot be modified.

Port P8 direction register





Figure 2.15.7. PD0 to PD10 Registers



Note 1: Since P7 $_{0}$ and P7 $_{1}$ are N-channel open drain ports, the data is high-impedance.

Note 2: During memory extension and microprocessor modes, the Pi register for the pins functioning as bus control pins (Ao to A19, Do to D15, CSo to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA and BCLK) cannot be modified.

Port P8 register




Figure 2.15.8. P0 to P10 Registers


Pull-up control register 0 (Note 1)

b7	b6	b5	b4	b3	b2	b1	b0	Symbol PUR0	Address 03FC16	After reset 0016	
	-	-	-	- 1		-	-	Bit symbol	Bit name	Function	RW
				i		i	i.	PU00	P00 to P03 pull-up	0 : Not pulled high	RW
						١.		PU01	P04 to P07 pull-up	1 : Pulled high (Note 2)	RW
-	-		-		!			PU02	P10 to P13 pull-up		RW
÷	;	÷	;	:.	 			PU03	P14 to P17 pull-up		RW
	-		ί.		 			PU04	P20 to P23 pull-up		RW
		ί.			 			PU05	P24 to P27 pull-up		RW
	i.				 			PU06	P30 to P33 pull-up		RW
i.					 			PU07	P34 to P37 pull-up		RW

Note 1: During memory extension and microprocessor modes, the pins are not pulled high although their corresponding register contents can be modified.

Note 2: The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

Pull-up control register 1



Note 1: The P70 and P71 pins do not have pull-ups.

Note 2: During memory extension and microprocessor modes, the pins are not pulled high although the contents of these bits can be modified.

Note 3: The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

Note 4: If the PM01 to PM00 bits are set to "012" (memory expansion mode) or "112" (microprocessor mode) in a program during single-chip mode, the PU11 bit becomes "1".

Note 5: The values after hardware reset 1 and 2 are as follows:

• 000000002 when input on CNVss pin is "L"

• 000000102 when input on CNVss pin is "H"


(When input on the CNVss pin and the M1 pin are "H" with the flash memory version)

The values after software reset, watchdog timer reset and oscillation stop detection reset are as follows:

O00000002 when PM 01 to PM00 bits of PM0 register are "002" (single-chip mode)

 000000102 when PM 01 to PM00 bits of PM0 register are "012" (memory expansion mode) or "112" (microprocessor mode)

Pull-up control register 2



Note 1: The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high. Note 2: The P85 pin does not have pull-up.

Figure 2.15.9. PUR0 to PUR2 Registers




Figure 2.15.10. PCR Register

Table 2.15.1. Unassigned Pin Handling in Single-chip Mode

Pin name	Connection		
Ports P0 to P7, P80 to P84, P86 to P87, P9 to P10	After setting for input mode, connect every pin to Vss via a resistor(pull-down); or after setting for output mode, leave these pins open. (Note 1, 2,3)		
XOUT (Note 4)	Open		
NMI (P85)	Connect via resistor to Vcc (pull-up)		
AVcc	Connect to Vcc		
AVSS, VREF, BYTE	Connect to Vss		

- Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.
- Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
- Note 3: When the ports P70 and P71 are set for output mode, make sure a low-level signal is output from the pins. The ports P70 and P71 are N-channel open-drain outputs.
- Note 4: With external clock input to XIN pin.

Table 2.15.2. Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode

Pin name	Connection		
Ports P0 to P7, P80 to P84, P86 to P87, P9 to P10	After setting for input mode, connect every pin to Vss via a resistor (pull-down); or after setting for output mode, leave these pins open. (Note 1, 2, 3, 4)		
P45 / CS1 to P47 / CS3	Connect to Vcc via a resistor (pulled high) by setting the PD4 register's corresponding direction bit for CSi (i=1 to 3) to "0" (input mode) and the CSR register's CSi bit to "0" (chip select disabled).		
BHE, ALE, HLDA, XOUT (Note 5), BCLK (Note 6)	Open		
HOLD, RDY, NMI (P85)	Connect via resistor to Vcc (pull-up)		
AVCC	Connect to Vcc		
AVSS, VREF	Connect to Vss		

- Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.
- Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
- Note 3: If the CNVss pin has the Vss level applied to it, these pins are set for input ports until the processor mode is switched over in a program after reset. For this reason, the voltage levels on these pins become indeterminate, causing the power supply current to increase while they remain set for input ports.
- Note 4: When the ports P70 and P71 are set for output mode, make sure a low-level signal is output from the pins. The ports P70 and P71 are N-channel open-drain outputs.
- Note 5: With external clock input to XIN pin.
- Note 6: If the PM07 bit in the PM0 register is set to "1" (BCLK not output), connect this pin to Vcc via a resistor (pulled high).




Figure 2.15.11. Unassigned Pins Handling

3. Electrical Characteristics

Table 3.1. Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated value	Unit
Vcc	Supply vol	tage	Vcc=AVcc	-0.3 to 5.75	V
AVcc	Analog sup	oply voltage	Vcc=AVcc	-0.3 to 5.75	V
Vı	Input voltage	RESET, CNVss, BYTE, P0o to P07, P1o to P17, P2o to P27, P3o to P37, P4o to P47, P5o to P57, P6o to P67, P72 to P77, P8o to P87, P9o to P97, P10o to P107, VREF, XIN, M1, START		-0.3 to Vcc + 0.3	V
		P70, P71		-0.3 to 5.75	V
Vo	Output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, P11 XOUT		-0.3 to Vcc + 0.3	V
		P70, P71		-0.3 to 5.75	V
Pd	Power diss	sipation	Topr=25 °C	900	mW
Topr	Operating	ambient temperature		-20 to 70	°C
Tstg	Storage te	mperature		-20 to 125	°C

Table 3.2. Recommended Operating Conditions (Note 1)

Cumbal		Doromotor		I limit			
Symbol		Parameter	Min.	Тур.	Max.	Unit	
Vcc	Supply voltage	ge	4.75	5.0	5.25	V	
AVcc	Analog supp	y voltage		Vcc		V	
Vss	Supply voltage	ge		0		V	
AVss	Analog supp	y voltage		0		V	
	HIGH input	P31 to P37, P40 to P47, P50 to P57		0.8Vcc		Vcc	V
	voltage	P00 to P07, P10 to P17, P20 to P27, P30 (during	single-chip mode)	0.8Vcc		Vcc	V
VIH		P00 to P07, P10 to P17, P20 to P27, P30 (data input during memory expansion and micro	oprocessor modes)	0.5Vcc		Vcc	V
		P60 to P67, P72 to P77, P80 to P87, P90 to P97, XIN, RESET, CNVss, BYTE, M1, START	0.8Vcc		Vcc	V	
		P70 , P71		0.8Vcc		5.75	V
	LOW input	P31 to P37, P40 to P47, P50 to P57		0		0.2Vcc	V
	voltage	P0o to P07, P1o to P17, P2o to P27, P3o (during	single-chip mode)	0		0.2Vcc	V
VIL		P0o to P07, P1o to P17, P2o to P27, P3o (data input during memory expansion and micro	. ,	0		0.16Vcc	V
		P60 to P67, P70 to P77, P80 to P87, P90 to P97, XIN, RESET, CNVss, BYTE, M1, START	P100 to P107,	0		0.2Vcc	V
Vcvin	Composite v	deo input voltage CVIN, SYNCIN		2V P-P		V	
I _{OH (peak)}	HIGH peak of current (Note	utput P00 to P07, P10 to P17, P20 to P27,P30 92, Note3) P40 to P47, P50 to P57, P60 to P67,P72 P80 to P84,P86,P87,P90 to P97,P100 to P11			-10.0	mA	
I _{OH} (avg)	HIGH average output currer		to P77,			-5.0	mA
I _{OL (peak)}	LOW peak o current	P00 to P07, P10 to P17, P20 to P27,P30 P40 to P47, P50 to P57, P60 to P67,P70 P80 to P84,P86,P87,P90 to P97,P100 to P11	to P77,			10.0	mA
I _{OL} (avg)	LOW averag output currer	· · · · · · · · · · · · · · · · · · ·	to P77,			5.0	mA
f (XIN)	Main clock input oscillation frequency (Note 4) Vcc=4.75 to 5.25V					10	MHz
f (XCIN)	Sub-clock os	Vcc=2.60 to 5.25V (Note 5)		32.768	50	kHz	
f (BCLK)	CPU operation	on clock		0		10	MHz

Note 1: Referenced to Vcc = 4.75 to 5.25V at Topr = -20 to 70 °C unless otherwise specified.

Note 2: The mean output current is the mean value within 100ms.

Note 3: The total IoL (peak) for ports P0, P1, P2, P86, P87, P9, P10 and P11 must be 80mA max. The total IoL (peak) for ports P3, P4, P5, P6, P7 and P80 to P84 must be 80mA max. The total IoH (peak) for ports P0, P1, and P2 must be -40mA max. The total IoH (peak) for ports P3, P4 and P5 must be -40mA max. The total IoH (peak) for ports P6, P7, and P80 to P84 must be -40mA max. The total IoH (peak) for ports P86, P87, P9, P10 and P11 must be -40mA max.

Note 4: Program or erase on the flash memory by $Vcc = 5.0V \pm 0.25V$.

Note 5: Use in low power dissipation mode. When operating on low voltage (Vcc = 3.0V), only single-chip mode can be used.

Table 3.3. A-D Conversion Characteristics (Note 1)

Cumbal	Parameter		Accouring condition	S	tandar	d	Unit
Symbol	Parameter	"	Measuring condition	Min.	Тур.	Max.	Uniii
_	Resolution	VREF =\	/cc			8	Bits
_	Absolute accuracy	VREF=	ANo to AN7 input			±3	LSB
	Tabolius doculacy	VCC = 5V	ANEX0, ANEX1 input External operation amp			±4	LSB
RLADDER	Ladder resistance	VREF =V	CC	10		40	kΩ
tconv	Conversion time(8bit), Sample & hold function available	VREF =\	CC =5V, ØAD=10MHz	2.8			μs
tsamp	Sampling time			0.3			μs
VREF	Reference voltage			4.75		Vcc	V
VIA	Analog input voltage			0		VREF	V

Note 1: Referenced to Vcc=AVcc=VREF=4.75 to 5.25 V, Vss=AVss=0V at Topr = -20 to 70 °C unless otherwise specified.

Table 3.4. Flash Memory Version Electrical Characteristics (Note 1)

Symbol	Parameter	Measuring condition N		Linit		
Symbol	Parameter		Min.	Тур.	Max	Unit
_	Word program time			30	200	μs
_	Block erase time			1	4	s
_	Erase all unlocked blocks time			1 X n	4 X n	S
	Lock bit program time			30	200	μs
tps	Flash memory circuit stabilization wait time				15	μs

Note 1: Referenced to Vcc=4.75 to 5.25 V at Topr = 0 to 60 °C unless otherwise specified.


Table 3.5. Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60°C)

Flash program, erase voltage	Flash read operation voltage
Vcc = 5.0 ± 0.25 V	Vcc = 2.60 to 5.25 V

Table 3.6. Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring condition		Unit		
Cymbol	1 diameter	Woddaning dentalian	Min.	Тур.	ax.	Unit
td(P-R)	Time for internal power supply stabilization during powering-on				2	ms
td(R-S)	STOP release time	Vcc = 5.0V			150	μs
td(W-S)	Low power dissipation mode wait mode release time	VCC = 5.0V			150	μs
td(M-L)	Time for internal power supply stabilization when main clock oscillation starts (Note)				50	μs

Note: At XIN-XOUT generation.



Note 2: AD operation clock frequency (ØAD frequency) must be 10 MHz or less.

Note 3: A case without sample & hold function turn ØAD frequency into 250 kHz.

A case with sample & hold function turn ØAD frequency into 1 MHz.

Note 2: n denotes the number of block erases.

Table 3.7. Electrical Characteristics (1) (Note 1)

Symbol		Parameter		Measuring condition	Min	Standar Typ.	Max.	Unit
Vон	HIGH output voltage	P00 to P07, P10 to F P30 to P37, P40 to F P60 to P67, P72 to F P86, P87, P90 to P9 P11	P47, P50 to P57, P77, P80 to P84,	IOH=-5mA	Vcc-2.0	тур.	Vcc	V
Vон	HIGH output voltage	P00 to P07, P10 to F P30 to P37, P40 to F P60 to P67, P72 to F P86, P87, P90 to P9 P11	P47, P50 to P57, P77, P80 to P84,	Іон=-200µА	Vcc-0.3		Vcc	V
Vон	HIGH output voltage	LP2 to LP4		Vcc=4.75V, Iон=-0.05mA	3.75			V
	HIGH output voltage	Хоит	HIGHPOWER LOWPOWER	IOH=-1mA IOH=-0.5mA	Vcc-2.0 Vcc-2.0		Vcc Vcc	V
Voн	HIGH output	Хсоит	HIGHPOWER	With no load applied	VCC-2.0	2.5	VCC	V
Vol	LOW output voltage	P00 to P07, P10 to P P30 to P37, P40 to P P60 to P67, P70 to P P86, P87, P90 to P97 P11	47, P50 to P57, 77, P80 to P84,	With no load applied lou=5mA		1.6	2.0	V
VoL	voltage	P00 to P07, P10 to P P30 to P37, P40 to P P60 to P67, P70 to P P86, P87, P90 to P97 P11	47, P50 to P57, 77, P80 to P84,	IοL=200μA			0.45	V
VoL	LOW output voltage	LP2 to LP4		Vcc=4.75V, IoL=0.05mA			0.4	V
VoL	LOW output voltage	Хоит	HIGHPOWER LOWPOWER	IoL=1mA IoL=0.5mA			2.0	V
	LOW output voltage	Хсоит	HIGHPOWER	With no load applied		0	2.0	V
VT+-VT-	Hysteresis	HOLD, RDY, TA0IN to TB0IN to TB5IN, INTO ADTRG, CTS0 to CTS CLK0 to CLK4,TA20LKI0 to KI3, RxD0 to R	to INT5, NMI, 2, SCL, SDA, or to TA4out,	With no load applied	0.2	0	1.0	V
VT+-VT-	Hysteresis	RESET			0.2		2.2	V
lıн	HIGH input current	P00 to P07, P10 to P P30 to P37, P40 to P P60 to P67, P70 to P P90 to P97, P100 to XIN, RESET, CNVss M1, START	47, P50 to P57, 77, P80 to P87, P107,	Vi=5V			5.0	μА
I _{IL}	LOW input current	P00 to P07, P10 to P P30 to P37, P40 to P P60 to P67, P70 to P P90 to P97, P100 to XIN, RESET, CNVss M1, START	47, P50 to P57, 77, P80 to P87, P107,	Vi=0V			-5.0	μА
R _{PULLUP}	Pull-up resistance	P00 to P07, P10 to P P30 to P37, P40 to P P60 to P67, P72 to P P86, P87, P90 to P97	47, P50 to P57, 77, P80 to P84,	Vi=0V	30	50	170	kΩ
R _{fXIN}	Feedback re	esistance XIN				1.5		МΩ
R _{fXCIN}	Feedback re	sistance Xcin				15		МΩ
V _{RAM}	RAM retention	on voltage		Stop mode	2.0			V
V _{SYNCIN}	Sync voltage	e amplitude			0.3	0.6	1.2	V
V _{dat(text)}	Teletext data	a voltage amplitude			0.6	0.9	1.4	V
fн	Horizontal sy	ynchronous signal fre	quency		14.6	15.625	17.0	kHz

Note 1: Referenced to Vcc= 4.75 to 5.25 V, Vss=0V at Topr = -20 to $70\,^{\circ}$ C, f(BCLK)=10MHz unless otherwise specified.

Vcc = 3V

Table 3.8. Electrical Characteristics (2) (Note)

Symbol	Parameter		Measuring condition	Standard			Unit
Syllibol	Fair	arrietei	Weasuring condition	Min.	Тур.		Uni
Vон	voltage P40 to P47,P50 to	o P17,P20 to P27,P30 to P37, o P57,P60 to P67,P72 to P77, P87,P90 to P97,P100 to P107, P11	IoH=-1mA	Vcc-0.5		Vcc	V
	HIGH output voltage XCOUT	HIGHPOWER	With no load applied		2.5		T.,
Vон	This routput voltage X0001	LOWPOWER	With no load applied		1.6		- V
VoL	voltage P40 to P47,P50	o P17,P20 to P27,P30 to P37, o P57,P60 to P67,P70 to P77, P87,P90 to P97,P100 to P107, P11	loL=1mA			0.5	V
.,	LOW output voltage XCOUT	HIGHPOWER	With no load applied		0		1
Vol	LOW output voltage XCOUT	LOWPOWER	With no load applied		0		- V
VT+-VT-		B0in to TB5in, INTō to INT5, NMI, A2our to TA4our, Klū to Klīš		0.2		0.8	V
VT+-VT-	Hysteresis RESET			0.2	(0.7)	1.8	V
Іін	current P40 to P47,P50 to P80 to P87,P90 to	o P17,P20 to P27,P30 to P37, o P57,P60 to P67,P70 to P77, o P97,P100 to P107, Vss, BYTE, M1, START	Vi=3V			4.0	μА
lıL	current P40 to P47,P50 to P80 to P87,P90 to	o P17,P20 to P27,P30 to P37, o P57,P60 to P67,P70 to P77, o P97,P100 to P107, Vss, BYTE, M1, START	Vi=0V			-4.0	μА
RPULLUP	resistance P40 to P47,P50 to	o P17,P20 to P27,P30 to P37, o P57,P60 to P67,P72 to P77, 87,P90 to P97,P100 to P107,	Vi=0V	50	100	500	kΩ
Rfxcin	Feedback resistance Xcin				25		MΩ

Note : Referenced to Vcc=3.0V, Vss=0V at Topr = -20 to 70 °C, f(Xcin)=32kHz unless otherwise specified. Use in single-chip mode and low power dissipation mode.

Table 3.9. Electrical Characteristics (2) (Note 1)

Symbol	Parameter		I M	leasuring condition		Standard		T
Cyllibol	'	arameter	10	leasuring condition	Min.	Тур.	Max.	Unit
		In single-chip mode, the output pins are open and other pins are	Mask ROM	f(BCLK)=10MHz, Vcc=5.0V		50	100	mA
		Vss	Flash memory	f(BCLK)=10MHz, Vcc=5.0V		50	100	mA
			Flash memory Program	f(BCLK)=10MHz, Vcc=5.0V		15		mA
			Flash memory Erase	f(BCLK)=10MHz, Vcc=5.0V		25		mA
Icc	Power supply current		Mask ROM	f(Xcin)=32kHz, Low power dissipation mode, ROM(Note 3), (Note4) Vcc=5.0V		25		μА
			Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM(Note 3), (Note4) Vcc=5.0V		25		μА
				f(BCLK)=32kHz Low power dissipation mode, Flash memory(Note 3), (Note4) Vcc=5.0V		420		μА
			Mask ROM	f(BCLK)=32kHz, Wait mode (Note 2), (Note4) Oscillation capacity High		7.5		μА
			Flash memory	f(BCLK)=32kHz, Wait mode(Note 2), (Note4) Oscillation capacity Low Vcc=5.0V		5.0	10.0	μА
				f(BCLK)=32kHz, Wait mode (Note 2), (Note4) Oscillation capacity High Vcc=3.0V		6.0		μА
				f(BCLK)=32kHz, Wait mode(Note 2), (Note4) Oscillation capacity Low Vcc=3.0V		2.0	8.0	μА
				Stop mode, (Note4) Topr=25°C Vcc=5.0V		0.8	5.0	μА

Note 1: Referenced to Vcc=5V, Vss=0V at Topr = 25 $^{\circ}$ C, f(BCLK)=10MHz unless otherwise specified. Note 2: With one timer operated using fc32. (Slicer operation OFF) Note 3: This indicates the memory in which the program to be executed exists.

Tabl 3.10 Video signal input conditions (Note 1)

Cymbol	Doromotor	Magaziring condition		Standard		
Symbol	Parameter	Measuring condition	Min	Тур.	Max.	Unit
VIN-cu	Composite video signal input clamp voltage	Sync-chip voltage		1.0		V

Note 1: Referenced to Vcc = 5.0 V at Topr = -20 to 70 °C unless otherwise specified.

Note 4: • All of VDD2 and VDD3 are at the same potential level as VCC.

[•] Extension register (address 3516 DD13) STBY1 and (address 3316 DD11) STBY0 are set to 1 while all other extension registers (addresses 0016 through 3616)

are set to the initial state.Clock input to the FSCIN pin is disabled.

[•] Inputs to the SYNCIN and CVIN1 pins are disabled.

Timing Requirements

(VCC = 5V, VSS = 0V, at Topr = -20 to 70° C unless otherwise specified)

Table 3.11. External Clock Input (XIN input)

Symbol	Parameter		Standard		
Syllibol			Max.	Unit	
tc	External clock input cycle time	100		ns	
tw(H)	External clock input HIGH pulse width	50		ns	
tw(L)	External clock input LOW pulse width	50		ns	
tr	External clock rise time		15	ns	
tf	External clock fall time		15	ns	

Table 3.12. Memory Expansion Mode and Microprocessor Mode

Cymphol	Daramatar	Stan	dard	Lloit
Symbol	Parameter	Min.	Max.	Unit
tac1(RD-DB)	Data input access time (for setting with no wait)		(Note 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(Note 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note 3)	ns
tsu(DB-RD)	Data input setup time	40		ns
tsu(RDY-BCLK)	RDY input setup time	30		ns
tsu(HOLD-BCLK)	HOLD input setup time	40		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 45$$
 [ns]

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)}$$
 - 45 [ns] n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 45$$
 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

Table 3.13. Remote Control Pulse Input

Symbol	Symbol Parameter -		Standard		
Symbol			Max.	Unit	
Tw(RMTH)	RMTIN input HIGH pulse width	61		μs	
Tw(RMTL)	RMTIN input LOW pulse width	61		μs	

Table 3.14. JUST CLOCK Input

Symbol	Parameter		Standard		
Symbol	Parameter	Min.	Max.	Unit	
Tw(JSTH)	JSTIN input HIGH pulse width	61		μs	
Tw(JSTL)	JSTIN input LOW pulse width	61		μs	

Timing Requirements

(VCC = 5V, VSS = 0V, at Topr = -20 to 70°C unless otherwise specified)

Table 3.15. Timer A Input (Counter Input in Event Counter Mode)

Symbol	D	Stan	ndard Max.	11.3
	Parameter	Min.	Max.	Unit
tc(TA)	TAi IN input cycle time	100		ns
tw(TAH)	TAi IN input HIGH pulse width	40		ns
tw(TAL)	TAi IN input LOW pulse width	40		ns

Table 3.16. Timer A Input (Gating Input in Timer Mode)

Symbol		Stan	Max.	
	Parameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	400		ns
tw(TAH)	TAi IN input HIGH pulse width	200		ns
tw(TAL)	TAin input LOW pulse width	200		ns

Table 3.17. Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan		Unit
	raidilletei	Min.	Max.	
tc(TA)	TAin input cycle time	200		ns
tw(TAH)	TAi IN input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 3.18. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	Max.	Unit
	Parameter	Min.	Max.	Offic
tw(TAH)	TAi IN input HIGH pulse width	100		ns
tw(TAL)	TAiın input LOW pulse width	100		ns

Table 3.19. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Dononostos	Standard Min. Max.	ndard	I I a it
	Parameter		Unit	
tc(UP)	TAi OUT input cycle time	2000		ns
tw(UPH)	TAi OUT input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAi out input hold time	400		ns

Timing Requirements

(VCC = 5V, VSS = 0V, at Topr = -20 to 70°C unless otherwise specified)

Table 3.20. Timer B Input (Counter Input in Event Counter Mode)

Symbol	Descriptor	Standard	l lait	
	Parameter	Min.	Max.	Unit
tc(TB)	TBiin input cycle time (counted on one edge)	100		ns
tw(TBH)	TBiin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBiin input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBiin input cycle time (counted on both edges)	200		ns
tw(TBH)	TBiin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBiin input LOW pulse width (counted on both edges)	80		ns

Table 3.21. Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	Max.	Unit
	raidilletei	Min.		Offic
tc(TB)	TBiin input cycle time	400		ns
tw(TBH)	TBiin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 3.22. Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	dard	Unit
	Falanielei	Min. Max.	Offic	
tc(TB)	TBiin input cycle time	400		ns
tw(TBH)	TBiin input HIGH pulse width	200		ns
tw(TBL)	TBiin input LOW pulse width	200		ns

Table 3.23. A-D Trigger Input

Symbol	Parameter	Stan	1000	Unit
Symbol	i arameter	Min.	Max.	Offic
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 3.24. Serial I/O

Symbol	Parameter	Standard	Unit	
Symbol	raidilletei	Min.	Max.	Onne
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

Table 3.25. External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
	i arameter	Min. Max.	Offic	
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns

Switching Characteristics

(VCC = 5V, VSS = 0V, at Topr = -20 to 70° C unless otherwise specified)

Table 3.26. Memory Expansion and Microprocessor Modes (for setting with no wait)

0 1 1	D .	Measuring condition	Standard		
Symbol	Parameter	ivieasuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			40	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		0		ns
th(WR-AD)	Address output hold time (refers to WR)		(Note 2)		ns
td(BCLK-CS)	Chip select output delay time			40	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			40	ns
th(BCLK-ALE)	ALE signal output hold time	Figure 3.1	-4		ns
td(BCLK-RD)	RD signal output delay time	1 iguic o. i		40	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			40	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)(Note 3)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 1)		ns
th(WR-DB)	Data output hold time (refers to WR)(Note 3)	1	(Note 2)		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 40$$
 [ns]

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10$$
 [ns]

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus.

> Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in

$$t = -CR \times In (1 - VoL / VcC)$$

by a circuit of the right figure.

For example, when VoL = 0.2VcC, C = 30pF, R = $1k\Omega$, hold time of output "L" level is

$$t = -30pF \times 1k\Omega \times ln (1 - 0.2Vcc / Vcc)$$





Figure 3.1. Ports P0 to P10 Measurement Circuit



Switching Characteristics

(VCC = 5V, VSS = 0V, at Topr = -20 to 70° C unless otherwise specified)

Table 3.27. Memory Expansion and Microprocessor Modes

(for 1- to 3-wait setting and external area access)

Symbol	Doromotor	Measuring condition	Stan	Standard	
	Parameter	ivicasuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			40	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)		0		ns
t h(WR-AD)	Address output hold time (refers to WR)		(Note 2)		ns
td(BCLK-CS)	Chip select output delay time			40	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time	-		40	ns
th(BCLK-ALE)	ALE signal output hold time	Figure 3.1	-4		ns
td(BCLK-RD)	RD signal output delay time	-		40	ns
th(BCLK-RD)	RD signal output hold time	-	0		ns
td(BCLK-WR)	WR signal output delay time	-		40	ns
th(BCLK-WR)	WR signal output hold time	-	0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)(Note 3)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 1)		ns
th(WR-DB)	Data output hold time (refers to WR)(Note 3)		(Note 2)		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)}$$
 - 40 [ns] n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting.

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10$$
 [ns]

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times In (1 - VoL / VcC)$$

by a circuit of the right figure.

For example, when VoL = 0.2Vcc, C = 30pF, R = 1k Ω , hold time of output "L" level is

$$t = -30pF X 1k\Omega X ln (1 - 0.2VCC/VCC)$$

= 6.7ns.



Switching Characteristics

(VCC = 5V, VSS = 0V, at Topr = -20 to 70° C unless otherwise specified)

Table 3.28. Memory Expansion and Microprocessor Modes

(for 2- to 3-wait setting, external area access and multiplex bus selection)

	Damanatan	Manager and distant	Stan	11.26	
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			40	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		(Note 1)		ns
th(WR-AD)	Address output hold time (refers to WR)		(Note 1)		ns
td(BCLK-CS)	Chip select output delay time			40	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
th(RD-CS)	Chip select output hold time (refers to RD)		(Note 1)		ns
th(WR-CS)	Chip select output hold time (refers to WR)		(Note 1)		ns
td(BCLK-RD)	RD signal output delay time			40	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time	Figure 3.1		40	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 2)		ns
th(WR-DB)	Data output hold time (refers to WR)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (refers to BCLK)			40	ns
th(BCLK-ALE)	ALE signal output hold time (refers to BCLK)		- 4		ns
td(AD-ALE)	ALE signal output delay time (refers to Address)		(Note 3)		ns
th(ALE-AD)	ALE signal output hold time (refers to Adderss)		(Note 4)		ns
td(AD-RD)	RD signal output delay from the end of Adress		0		ns
td(AD-WR)	WR signal output delay from the end of Adress		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \text{ X } 10^9}{\text{f(BCLK)}}$$
 -10 [ns]

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)}$$
 -40 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}}$$
 -25 [ns]

Note 4: Calculated according to the BCLK frequency as follows:




Figure 3.2. Timing Diagram (1)





Figure 3.3. Timing Diagram (2)



Note: The above pins are set to high-impedance regardless of the input level of the BYTE pin, PM06 bit in PM0 register and PM11 bit in PM1 register.

Measuring conditions:

- VCC=5V
- Input timing voltage: Determined with VIL=1.0V, VIH=4.0V
- Output timing voltage: Determined with VOL=2.5V, VOH=2.5V

Figure 3.4. Timing Diagram (3)




Figure 3.5. Timing Diagram (4)




Figure 3.6. Timing Diagram (5)




Figure 3.7. Timing Diagram (6)




Figure 3.8. Timing Diagram (7)




Figure 3.9. Timing Diagram (8)




Figure 3.10. Timing Diagram (9)

4 Flash Memory Version

4.1 Flash Memory Performance

The flash memory version is functionally the same as the mask ROM version except that it internally contains flash memory.

The flash memory version has three modes—CPU rewrite, standard serial input/output, and parallel input/output modes—in which its internal flash memory can be operated on.

Table 4.1.1 shows the outline performance of flash memory version (see Table 1.4.1 for the items not listed in Table 4.1.1.).

Table 4.1.1. Flash Memory Version Specifications

Item		Specification		
Flash memory operating mode		3 modes (CPU rewrite, standard serial I/O, parallel I/O)		
Erase block		See Figure 4.2.1		
	Boot ROM area	1 block (4 Kbytes) (Note 1)		
Method for program		In units of word		
Method for erasure		Collective erase, block erase		
Program, erase control method		Program and erase controlled by software command		
Protect method		Protected for each block by lock bit		
Number of commands		8 commands		
Number of program and erasure		100 times		
Data Retention		10 years		
ROM code protection		Parallel I/O and standard serial I/O modes are supported.		

Note 1: The boot ROM area contains a standard serial I/O mode rewrite control program which is stored in it when shipped from the factory. This area can only be rewritten in parallel input/output mode.

Table 4.1.2. Flash Memory Rewrite Modes Overview

Flash memory	CPU rewrite mode (Note 1)	Standard serial I/O mode	Parallel I/O mode
rewrite mode			
Function	The user ROM area is rewritten by executing software commands from the CPU. EW0 mode: Can be rewritten in any area other than the flash memory (Note 2) EW1 mode: Can be rewritten in the flash memory	The user ROM area is rewritten by using a dedicated serial programmer. Standard serial I/O mode 1: Clock sync serial I/O Standard serial I/O mode 2: UART	The boot ROM and user ROM areas are rewritten by using a dedicated parallel programmer.
Areas which	User ROM area	User ROM area	User ROM area
can be rewritten			Boot ROM area
Operation	Single chip mode	Boot mode	Parallel I/O mode
mode	Boot mode (EW0 mode)		
ROM	None	Serial programmer	Parallel programmer
programmer			

Note 1: The PM13 bit remains set to "1" while the FMR0 register FMR01 bit = 1 (CPU rewrite mode enabled). The PM13 bit is reverted to its original value by clearing the FMR01 bit to "0" (CPU rewrite mode disabled). However, if the PM13 bit is changed during CPU rewrite mode, its changed value is not reflected until after the FMR01 bit is cleared to "0".

Note 2: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM.

4.2 Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area. Figure 4.2.1 shows the block diagram of flash momoery.

The user ROM area is divided into several blocks, each of which can individually be protected (locked) against programming or erasure. The user ROM area can be rewritten in all of CPU rewrite, standard serial input/output, and parallel input/output modes.

The boot ROM area is located at addresses that overlap the user ROM area, and can only be rewritten in parallel input/output mode. After a hardware reset that is performed by applying a high-level signal to the CNVss and P50 pins and a low-level signal to the M1 pin, the program in the boot ROM area is executed. After a hardware reset that is performed by applying a low-level signal to the CNVss pin, the program in the user ROM area is executed (but the boot ROM area cannot be read).




Figure 4.2.1. Flash Memory Block Diagram

Boot Mode

After a hardware reset which is performed by applying a low-level signal to the M1 pin and a high-level signal to the CNVss and P50 pins, the microcomputer is placed in boot mode, thereby executing the program in the boot ROM area.

During boot mode, the boot ROM and user ROM areas are switched over by the FMR05 bit in the FMR0 register.

The boot ROM area contains a standard serial input/output mode based rewrite control program which was stored in it when shipped from the factory.

The boot ROM area can be rewritten in parallel input/output mode. Prepare an EW0 mode based rewrite control program and write it in the boot ROM area, and the flash memory can be rewritten as suitable for the system.

Functions To Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, parallel input/output mode has a ROM code protect and standard serial input/output mode has an ID code check function.


ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel input/output mode. Figure 4.2.2 shows the ROMCP register.

The ROMCP register is located in the user ROM area. The ROMCP1 bit consists of two bits. The ROM code protect function is enabled by clearing one or both of two ROMCP1 bits to "0" when the ROMCR bits are not '002,' with the flash memory thereby protected against reading or rewriting. Conversely, when the ROMCR bits are '002' (ROM code protect removed), the flash memory can be read or rewritten. Once the ROM code protect function is enabled, the ROMCR bits cannot be changed during parallel input/output mode. Therefore, use standard serial input/output or other modes to rewrite the flash memory.

ID Code Check Function

Use this function in standard serial input/output mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFFB16, 0FFFFB16. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory.



Note 1: If the ROMCR bits are set to other than '002' <u>and</u> the ROMCP1 bits are set to other than '112' (
ROM code protect enabled), the flash memory is disabled against reading and rewriting in
parallel input/output mode.

Note 2: If the ROMCR bits are set to '002,' ROM code protect level 1 is removed. However, because the ROMCR bits cannot be modified during parallel input/output mode, they need to be modified in standard serial input/output or other modes.

Note 3: The ROMCP1 bits are effective when the ROMCR bits are '01 2,' '10 2,' or '11 2.'

Note 4: Once any of these bits is cleared to "0", it cannot be set back to "1". If a memory block that contains the ROMCP register is erased, the ROMCP register is set to 'FF16.'

Figure 4.2.2. ROMCP Register




Figure 4.2.3. Address for ID Code Stored

CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted on-board without having to use a ROM programmer, etc.

In CPU rewrite mode, only the user ROM area shown in Figure 4.2.1 can be rewritten and the boot ROM area cannot be rewritten. Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.

During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 4.2.1 lists the differences between Erase Write 0 (EW0) and Erase Write 1 (EW1) modes.

Table 4.2.1. EW0 Mode and EW1 Mode

Item	EW0 mode	EW1 mode
Operation mode	Single chip mode	Single chip mode
	Boot mode	
Areas in which a	User ROM area	User ROM area
rewrite control	Boot ROM area	
program can be located		
Areas in which a	Must be transferred to any area other	Can be executed directly in the user
rewrite control	than the flash memory (RAM)	ROM area
program can be executed	before being executed (Note 2)	
Areas which can be	User ROM area	User ROM area
rewritten		However, this does not include the area
		in which a rewrite control program
		exists
Software command	None	Program, Block Erase command
limitations		Cannot be executed on any block in
		which a rewrite control program exists
		Erase All Unlocked Block command
		Cannot be executed when the lock bit
		for any block in which a rewrite control
		program exists is set to "1" (unlocked)
		or the FMR0 register's FMR02 bit is set
		to "1" (lock bit disabled)
		Read Status Register command
		Cannot be executed
Modes after Program or	Read Status Register mode	Read Array mode
Erase		
CPU status during Auto	Operating	Hold state (I/O ports retain the state in
Write and Auto Erase		which they were before the command
		was executed)(Note 1)
Flash memory status	• Read the FMR0 register's FMR00,	Read the FMR0 register's FMR00,
detection	FMR06, and FMR07 bits in a	FMR06, and FMR07 bits in a program
	program	
	Execute the Read Status Register	
	command to read the status	
	register's SR7, SR5, and SR4 flags.	interrupts) and DMA transfers will occur

Note 1: Make sure no interrupts (except NMI and watchdog timer interrupts) and DMA transfers will occur. Note 2: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM.

• EW0 Mode

The microcomputer is placed in CPU rewrite mode by setting the FMR0 register's FMR01 bit to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit = 0, EW0 mode is selected. The FMR01 bit can be set to "1" by writing "0" and then "1" in succession. Use software commands to control program and erase operations. Read the FMR0 register or status register to check the status of program or erase operation at completion.

• EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (by writing "0" and then "1" in succession) after setting the FMR01 bit to "1" (by writing "0" and then "1" in succession).

Read the FMR0 register to check the status of program or erase operation at completion. The status register cannot be read during EW1 mode.

Figure 4.2.4 shows the FMR0 and FMR1 registers.

FMR00 Bit

This bit indicates the operating status of the flash memory. The bit is "0" when the Program, Erase, or Lock Bit program is running; otherwise, the bit is "1".

FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to "1" (CPU rewrite mode). During boot mode, make sure the FMR05 bit also is "1" (user ROM area access).

FMR02 Bit

The lock bit set for each block can be disabled by setting the FMR02 bit to "1" (lock bit disabled). (Refer to the description of the data protect function.) The lock bits set are enabled by setting the FMR02 bit to "0". The FMR02 bit only disables the lock bit function and does not modify the lock bit data (lock bit status flag). However, if the Erase command is executed while the FMR02 bit is set to "1", the lock bit data changes state from "0" (locked) to "1" (unlocked) after Erase is completed.

FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. The internal flash memory is disabled against access by setting the FMSTP bit to "1". Therefore, make sure the FMSTP bit is modified in other than the flash memory. In the following cases, set the FMSTP bit to "1":

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to "1" (ready))
- When entering low power mode or ring low power mode

Figure 4.2.7 shows a flow chart to be followed before and after entering low power mode.

Note that when going to stop or wait mode, the FMR0 register does not need to be set because the power for the internal flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

FMR05 Bit

This bit switches between the boot ROM and user ROM areas during boot mode. Set this bit to "0" when accessing the boot ROM area (for read) or "1" (user ROM access) when accessing the user ROM area (for read, write, or erase).

FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to "1" when a program error occurs; otherwise, it is cleared to "0". For details, tefer to the description of the full status check.

FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to "1" when an erase error occurs; otherwise, it is cleared to "0". For details, tefer to the description of the full status check.

Figure 4.2.5 and 4.2.6 show the setting and resetting of EW0 mode and EW1 mode, respectively.

FMR11 Bit

Setting this bit to "1" places the microcomputer in EW1 mode.

FMR16 Bit

This is a read-only bit indicating the execution result of the Read Lock Bit Status command.




Figure 4.2.4. FIDR Register and FMR0 and FMR1 Registers




Figure 4.2.5. Setting and Tesetting of EW0 Mode




Figure 4.2.6. Setting and Resetting of EW1 Mode




Figure 4.2.7. Processing Before and After Low Power Sissipation Mode

Precautions on CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

(1) Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for BCLK using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register. Also, set the PM17 bit in the PM1 register to "1" (with wait state).

(2) Instructions to Prevent from Using

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

(3) Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.
- Because the rewrite operation is halted when a NMI or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.
- The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a $\overline{\text{NMI}}$ interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

(4) How to Access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing "1" after writing "0". Also only when $\overline{\text{NMI}}$ pin is "H" level.

(5) Writing in the User ROM Space

EW0 Mode

• If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

EW1 Mode

Avoid rewriting any block in which the rewrite control program is stored.

(6) DMA Transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

(7) Writing Command and Data

Write the command code and data at even addresses.

(8) Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

(9) Stop Mode

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).
- Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program BSET 0, CM1 ; Stop mode JMP.B L1

Program after returning from stop mode

(10) Low Power Dissipation Mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program

4.3 Software Commands

Software commands are described below. The command code and data must be read and written in 16-bit units, to and from even addresses in the user ROM area. When writing command code, the 8 high-order bits (D1t–D8) are ignored.

Table 4.3.1. Software Commands

		First bus cycle	Э	Second bus cycle		rcle
Command	Mode	Address	Data (Do to D7)	Mode	Address	Data (D ₀ to D ₇)
Read array	Write	Х	xxFF16			
Read status register	Write	X	xx7016	Read	X	SRD
Clear status register	Write	X	xx5016			
Program	Write	WA	xx4016	Write	WA	WD
Block erase	Write	Х	xx2016	Write	BA	xxD016
Erase all unlocked block ^(Note)	Write	Х	xxA716	Write	X	xxD016
Lock bit program	Write	ВА	xx7716	Write	BA	xxD016
Read lock bit status	Write	Х	xx7116	Write	BA	xxD016

Note: It is only blocks 0 to 12 that can be erased by the Erase All Unlocked Block command.

Block A cannot be erased. Use the Block Erase command to erase block A.

SRD: Status register data (D7 to D0)

WA: Write address (Make sure the address value specified in the the first bus cycle is the same even address as the write address specified in the second bus cycle.)

WD: Write data (16 bits)

BA: Uppermost block address (even address, however)

X: Any even address in the user ROM area

x: High-order 8 bits of command code (ignored)

Read Array Command (FF16)

This command reads the flash memory.

Writing 'xxFF16' in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 16-bit units.

Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

Read Status Register Command (7016)

This command reads the status register.

Write 'xx7016' in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to "Status Register.") When reading the status register too, specify an even address in the user ROM area.

Do not execute this command in EW1 mode.

Clear Status Register Command

This command clears the status register to "0".

Write 'xx5016' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be cleared to "0".

Program Command

This command writes data to the flash memory in 1 word (2 byte) units.

Write 'xx4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

Check the FMR00 bit in the FMR0 register to see if auto programming has finished. The FMR00 bit is "0" during auto programming and set to "1" when auto programming is completed.

Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to "Full Status Check.")

Each block can be protected against programming by a lock bit. (Refer to "Data Protect Function.") Be careful not to write over the already programmed addresses.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto programming starts, and set back to "1" when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.




Figure 4.3.1. Program Command

Block Erase

Write 'xx2016' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and an auto erase operation (erase and verify) will start. Check the FMR0 register's FMR00 bit to see if auto erasing has finished.

The FMR00 bit is "0" during auto erasing and set to "1" when auto erasing is completed.

Check the FMR0 register's FMR07 bit after auto erasing has finished, and the result of auto erasing can be known. (Refer to "Full Status Check.")

Figure 4.3.2 shows an example of a block erase flowchart.

Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function.")

Writing over already programmed addresses is inhibited.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.




Figure 4.3.2. Block Erase Command

Erase All Unlocked Block

Write 'xxA716' in the first bus cycle and write 'xxD016' in the second bus cycle, and all blocks except block A will be erased successively, one block at a time.

Check the FMR0 register's FMR00 bit to see if auto erasing has finished. The result of the auto erase operation can be known by inspecting the FMR0 register's FMR07 bit.

Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function.")

In EW1 mode, do not execute this command when the lock bit for any block = 1 (unlocked) in which the rewrite control program is stored, or when the FMR0 register's FMR02 bit = 1 (lock bit disabled).

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.

Note that only blocks 0 to 12 can be erased by the Erase All Unlocked Block command. Block A cannot be erased. Use the Block Erase command to erase block A.

Lock Bit Program Command

This command sets the lock bit for a specified block to "0" (locked).

Write 'xx7716' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is cleared to "0". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.

Figure 4.3.3 shows an example of a lock bit program flowchart. The lock bit status (lock bit data) can be read using the Read Lock Bit Status command.

Check the FMR0 register's FMR00 bit to see if writing has finished.

For details about the lock bit function, and on how to set the lock bit to "1", refer to "Data Protect Function."




Figure 4.3.3. Lock Bit Program Command

Read Lock Bit Status Command (7116)

This command reads the lock bit status of a specified block.

Write 'xx7116' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit status of the specified block is stored in the FMR1 register's FMR16 bit. Read the FMR16 bit after the FMR0 register's FMR00 bit is set to "1" (ready).

Figure 4.3.4 shows an example of a read lock bit status flowchart.




Figure 4.3.4. Read Lock Bit Status Command

Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is effective when the FMR02 bit = 0 (lock bit enabled). The lock bit allows each block to be individually protected (locked) against programming and erasure. This helps to prevent data from inadvertently written to or erased from the flash memory. The following shows the relationship between the lock bit and the block status.

- When the lock bit = 0, the block is locked (protected against programming and erasure).
- When the lock bit = 1, the block is not locked (can be programmed or erased).

The lock bit is cleared to "0" (locked) by executing the Lock Bit Program command, and is set to "1" (unlocked) by erasing the block. The lock bit cannot be set to "1" by a command.

The lock bit status can be read using the Read Lock Bit Status command

The lock bit function is disabled by setting the FMR02 bit to "1", with all blocks placed in an unlocked state. (The lock bit data itself does not change state.) Setting the FMR02 bit to "0" enables the lock bit function (lock bit data retained).

If the Block Erase or Erase All Unlocked Block command is executed while the FMR02 bit = 1, the target block or all blocks are erased irrespective of how the lock bit is set. The lock bit for each block is set to "1" after completion of erasure.

For details about the commands, refer to "Software Commands."

Status Register

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMR0 register's FMR00, FMR06, and FMR07 bits.

Table 4.3.2 shows the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given even address in the user ROM area is read after writing the Read Status Register command
- (2) When a given even address in the user ROM area is read after executing the Program, Block Erase, Erase All Unlocked Block, or Lock Bit Program command but before executing the Read Array command.

Sequencer Status (SR7 and FMR00 Bits)

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming, auto erase, and lock bit write, and is set to "1" (ready) at the same time the operation finishes.

Erase Status (SR5 and FMR07 Bits)

Refer to "Full Status Check."

Program Status (SR4 and FMR06 Bits)

Refer to "Full Status Check."

Table 4.3.2. Status Register

Status	FMR0	Status name	Con	tents	Value after
register bit	register bit	Status flame	"0"	"1"	reset
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1
SR6 (D6)		Reserved	-	-	
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR3 (D3)		Reserved	-	-	
SR2 (D2)		Reserved	-	-	
SR1 (D1)		Reserved	-	-	
SR0 (D0)		Reserved	-	-	

- Do to D7: Indicates the data bus which is read out when the Read Status Register command is executed.
- The FMR07 bit (SR5) and FMR06 bit (SR4) are cleared to "0" by executing the Clear Status Register command.
- When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program, Block Erase, Erase All Unlocked Block, and Lock Bit Program commands are not accepted.

Full Status Check

When an error occurs, the FMR0 register's FMR06 to FMR07 bits are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 4.3.3 lists errors and FMR0 register status. Figure 4.3.5 shows a full status check flowchart and the action to be taken when each error occurs.

Table 4.3.3. Errors and FMR0 Register Status

FRM00	register		
(status register)			
sta	atus	Error	Error occurance condition
FMR07	FMR06		
(SR5)	(SR4)		
1	1	Command	When any command is not written correctly
		sequence error	When invalid data was written other than those that can be writ-
			ten in the second bus cycle of the Lock Bit Program, Block Erase,
			or Erase All Unlocked Block command (i.e., other than 'xxD016' or
			'xxFF16') (Note 1)
1	0	Erase error	When the Block Erase command was executed on locked blocks
			(Note 2)
			When the Block Erase or Erase All Unlocked Block command
			was executed on unlocked blocks but the blocks were not auto-
			matically erased correctly
0	1	Program error	When the Block Erase command was executed on locked blocks
			(Note 2)
			When the Program command was executed on unlocked blocks
			but the blocks were not automatically programmed correctly.
			When the Lock Bit Program command was executed but not pro-
			grammed correctly

Note 1: If "xxFF16" is written by the 2nd bus cycle of these commands, it will become lead array mode and the command code written by the 1st bus cycle will become invalid simultaneously.

Note 2: When FMR02 bit is "1" (lock bit is invalid), an error is not generated on these conditions.




Figure 4.3.5. Full Status Check and Handling Procedure for Each Error

Standard Serial I/O Mode

In standard serial input/output mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer suitable for M306H3FCFP. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer.

Table 4.3.4 lists pin functions (flash memory standard serial input/output mode). Figures 4.3.7 show pin connections for serial input/output mode.

ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match. (Refer to the desctiption of the functions to inhibit rewriting flash memory version.)

Table 4.3.4. Pin Functions (Flash Memory Standard Serial I/O Mode)

-	`		, , , , , , , , , , , , , , , , , , ,
Pin	Name	I/O	Description 15
Vcc,Vss	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0 V to Vss pin.
CNVss	CNVss	Ι	Connect to Vcc pin.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input a 20 cycle or longer clock to XIN pin.
M1	Mode select	I	Connect to Vss pin.
START	Oscillation selection input	Ι	Connect to Vcc pin.
XIN	Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin
Хоит	Clock output	0	and open Xout pin.
BYTE	BYTE	I	Connect this pin to Vcc or Vss.
AVcc, AVss	Analog power supply input		Connect AVss to Vss and AVcc to Vcc, respectively.
VREF	Reference voltage input	I	Enter the reference voltage for AD from this pin.
P00 to P07	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	I	Input "H" or "L" level signal or open.
P20 to P27	Input port P2	I	Input "H" or "L" level signal or open.
P30 to P37	Input port P3	I	Input "H" or "L" level signal or open.
P40 to P47	Input port P4	I	Input "H" or "L" level signal or open.
P51 to P54, P56, P57	Input port P5	I	Input "H" or "L" level signal or open.
P50	CE input	I	Input "H" level signal.
P55	EPM input	I	Input "L" level signal.
P60 to P63	Input port P6	I	Input "H" or "L" level signal or open.
P64/RTS1	BUSY output	0	Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Monitors the boot program operation check signal output pin.
P65/CLK1	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Input "L".
P66/RXD1	RxD input	I	Serial data input pin
P67/TXD1	TxD output	0	Serial data output pin (Note 1)
P70 to P77	Input port P7	I	Input "H" or "L" level signal or open.
P80 to P84, P86, P87	Input port P8	I	Input "H" or "L" level signal or open.
P85/NM1	NMI input	I	Connect this pin to Vcc.
P90 to P97	Input port P9	I	Input "H" or "L" level signal or open.
P100 to P107	Input port P10	I	Input "H" or "L" level signal or open.
P11	Output port P11	0	Open
VDD2, VSS2	Power input		Connect VDD2 pin to Vcc and connect Vss2 pin to Vss.
VDD3, Vss3	Power input		Connect VDD3 pin to VCC and connect VSS3 pin to VSS.
LP2 to LP4	Filter output	0	Open
FSCIN	Fsc input pin for synchronized signal generating	I	Open
CVIN1, SYNCIN	Compound video input	ı	Input "H" or "L" level signal or open.
SVREF	Synchronous slice level input	ı	A slice potential input pin in slicing a synchronized signal.

Note 1: When using standard serial input/output mode 1, the TxD pin must be held high while the RESET pin is pulled low. Therefore, connect this pin to Vcc via a resistor. Because this pin is directed for data output after reset, adjust the pull-up resistance value in the system so that data transfers will not be affected.




Figure 4.3.6. Pin Connections for Serial I/O Mode

Example of Circuit Application in the Standard Serial I/O Mode

Figure 4.3.7 and 4.3.8 show example of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the user's manual for serial writer to handle pins controlled by a serial writer.




Figure 4.3.7. Circuit Application in Standard Serial I/O Mode 1




Figure 4.3.8. Circuit Application in Standard Serial I/o Mode 2

Parallel I/O Mode

In parallel input/output mode, the user ROM and boot ROM areas can be rewritten by using a parallel programmer suitable for the M16C/62P group. For more information about parallel programmers, contact the manufacturer of your parallel programmer. For details on how to use, refer to the user's manual included with your parallel programmer.

User ROM and Boot ROM Areas


In the boot ROM area, an erase block operation is applied to only one 4 Kbyte block. The boot ROM area contains a standard serial input/output mode based rewrite control program which was written in it when shipped from the factory. Therefore, when using a serial programmer, be careful not to rewrite the boot ROM area.

When in parallel output mode, the boot ROM area is located at addresses 0FF00016 to 0FFFF16. When rewriting the boot ROM area, make sure that only this address range is rewritten. (Do not access other than the addresses 0FF00016 to 0FFFF16.)

ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten. (Refer to the description of the functions to inhibit rewriting flash memory version.)

5. PACKAGE OUTLINE



6. USEGE NOTES

Precautions for External Bus

1. In the mask ROM version, connect the CNVss pin to the Vcc when use microprocessor mode or memory expansion mode.

In the flash memory version, connect the CNVss pin and the M1 pin to the Vcc.

2. In the mask ROM version, contents of internal ROM cannot be read out when reseting the CNVss pin with "H" input. In the flash memory version, contents of internal ROM cannot be read out when reseting the CNVss pin and the M1 pin with "H" input.

Precautions for Power Control

- 1. When exiting stop mode by hardware reset, set RESET pin to "L" until a main clock oscillation is stabilized.
- 2. Insert more than four NOP instructions after an WAIT instruction or a instruction to set the CM10 bit of CM1 register to "1". When shifting to wait mode or stop mode, an instruction queue reads ahead to the next instruction to halt a program by an WAIT instruction and an instruction to set the CM10 bit to "1" (all clocks stopped). The next instruction may be executed before entering wait mode or stop mode, depending on a combination of instruction and an execution timing.
- 3. Wait until the td(M-L) elapses or main clock oscillation stabilization time, whichever is longer, before switching the clock source for CPU clock to the main clock.
 Similarly, wait until the sub clock oscillates stably before switching the clock source for CPU clock to the sub clock.
- 4. Suggestions to reduce power consumption

(a) Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A pass current flows in input ports that high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

(b) A-D converter

When A-D conversion is not performed, set the VCUT bit of ADiCON1 register to "0" (no VREF connection). When A-D conversion is performed, start the A-D conversion at least 1 µs or longer after setting the VCUT bit to "1" (VREF connection).

(c) Stopping peripheral functions

Use the CM0 register CM02 bit to stop the unnecessary peripheral functions during wait mode.

However, because the peripheral function clock (fc32) generated from the sub-clock does not stop, this measure is not conducive to reducing the power consumption of the chip. If low speed mode or low power dissipation mode is to be changed to wait mode, set the CM02 bit to "0" (do not peripheral function clock stopped when in wait mode), before changing wait mode.

(d) Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.

(e) External clock

When using an external clock input for the CPU clock, set the CM0 register CM05 bit to "1" (stop). Setting the CM05 bit to "1" disables the XOUT pin from functioning, which helps to reduce the amount of current drawn in the chip. (When using an external clock input, note that the clock remains fed into the chip regardless of how the CM05 bit is set.)

Precautions for Protect

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction.

Precautions for Interrupts

Reading address 0000016

Do not read the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to "0".

If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to "0". This causes a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

Setting the SP

Set any value in the SP(USP, ISP) before accepting an interrupt. The SP(USP, ISP) is cleared to '000016' after reset. Therefore, if an interrupt is accepted before setting any value in the SP(USP, ISP), the program may go out of control.

Especially when using $\overline{\text{NMI}}$ interrupt, set a value in the ISP at the beginning of the program. For the first and only the first instruction after reset, all interrupts including $\overline{\text{NMI}}$ interrupt are disabled.

The NMI Interrupt

- 1. The NMI interrupt cannot be disabled. If this interrupt is unused, connect the NMI pin to VCC via a resistor (pull-up).
- 2. The input level of the $\overline{\text{NMI}}$ pin can be read by accessing the P8 register's P8_5 bit. Note that the P8_5 bit can only be read when determining the pin level in $\overline{\text{NMI}}$ interrupt routine.
- 3. Stop mode cannot be entered into while input on the $\overline{\text{NMI}}$ pin is low. This is because while input on the $\overline{\text{NMI}}$ pin is low the CM1 register's CM10 bit is fixed to "0".
- 4. Do not go to wait mode while input on the NMI pin is low. This is because when input on the NMI pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- 5. The low and high level durations of the input signal to the NMI pin must each be 2 CPU clock cycles + 300 ns or more.

Changing the Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested).

"Changing the interrupt generate factor" referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions.

Figure 6.1 shows the procedure for changing the interrupt generate factor.




Figure 6.1. Procedure for Changing the Interrupt Generate Factor

INT Interrupt

- 1. Either an "L" level of at least tW(INH) or an "H" level of at least tW(INL) width is necessary for the signal input to pins INTo through INT5 regardless of the CPU operation clock.
- 2. If the POL bit in the INT0IC to INT5IC registers or the IFSR7 to IFSR0 bits in the IFSR register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to 0 (interrupt not requested) after changing any of those register bits.

Rewrite the Interrupt Control Register

- (1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.

(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewrited, owing to the effects of the internal bus and the instruction queue buffer.

Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified

```
INT_SWITCH1:

FCLR I ; Disable interrupts.

AND.B #00h, 0055h ; Set the TA0IC register to "0016".

NOP ;

NOP
FSET I ; Enable interrupts.
```

The number of NOP instruction is as follows.

PM20=1(1 wait): 2, PM20=0(2 wait): 3, when using HOLD function: 4.

Example 2: Using the dummy read to keep the FSET instruction waiting

```
INT_SWITCH2:

FCLR I ; Disable interrupts.

AND.B #00h, 0055h ; Set the TA0IC register to "0016".

MOV.W MEM, R0 ; <u>Dummy read.</u>
FSET I ; Enable interrupts.
```

Example 3: Using the POPC instruction to changing the I flag

```
INT_SWITCH3:

PUSHC FLG

FCLR I ; Disable interrupts.

AND.B #00h, 0055h ; Set the TA0IC register to "0016".

POPC FLG ; Enable interrupts.
```

Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.

Precautions for DMAC

Write to DMAE Bit in DMiCON Register

When both of the conditions below are met, follow the steps below.

Conditions

- The DMAE bit is set to "1" again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.

Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously(*1).

Step 2: Make sure that the DMAi is in an initial state^(*2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

Notes:

- *1. The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0", "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.
 - Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.
- *2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is "1".) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.

Precautions for Timers

Timer A

(a) Timer A (Timer Mode)

- 1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to "1" (count starts).
 - Always make sure the TAiMR register is modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the counter is read at the same time it is reloaded, the value "FFFF16" is read. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.

(b) Timer A (Event Counter Mode)

- 1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).
 - Always make sure the TAiMR register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, "FFFF16" can be read in underflow, while reloading, and "000016" in overflow. When setting TAi register to a value during a counter stop, the setting value can be read before a counter starts counting. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.

(c) Timer A (One-shot Timer Mode)

- 1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).
 - Always make sure the TAiMR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. When setting TAiS bit to "0" (count stop), the followings occur:
 - A counter stops counting and a content of reload register is reloaded.
 - TAiout pin outputs "L".
 - After one cycle of the CPU clock, the IR bit of TAilC register is set to "1" (interrupt request).

- 3. Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger has been selected, one-cycle delay of a count source as maximum occurs between a trigger input to TAiin pin and output in one-shot timer mode.
- 4. The IR bit is set to "1" when timer operation mode is set with any of the following procedures:
 - Select one-shot timer mode after reset.
 - Change an operation mode from timer mode to one-shot timer mode.
 - Change an operation mode from event counter mode to one-shot timer mode.

To use the timer Ai interrupt (the IR bit), set the IR bit to "0" after the changes listed above have been made.

5. When a trigger occurs, while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between occurring the previous trigger and operating longer than one cycle of a timer count source.

(d) Timer A (Pulse Width Modulation Mode)

- 1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).
 - Always make sure the TAiMR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. The IR bit is set to "1" when setting a timer operation mode with any of the following procedures:
 - Select the PWM mode after reset.
 - Change an operation mode from timer mode to PWM mode.
 - Change an operation mode from event counter mode to PWM mode.

To use the timer Ai interrupt (interrupt request bit), set the IR bit to "0" by program after the above listed changes have been made.

- 3. When setting TAiS register to "0" (count stop) during PWM pulse output, the following action occurs:
 - Stop counting.
 - When TAiout pin is output "H", output level is set to "L" and the IR bit is set to "1".
 - When TAiout pin is output "L", both output level and the IR bit remains unchanged.

Timer B

(a) Timer B (Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

2. A value of a counter, while counting, can be read in TBi register at any time. "FFFF16" is read while reloading. Setting value is read between setting values in TBi register at count stop and starting a counter.

(b) Timer B (Event Counter Mode)

- 1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).
 - Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. The counter value can be read out on-the-fly at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always "FFFF16." If the TBi register is read after setting a value in it while not counting but before the counter starts counting, the read value is the one that has been set in the register.

(c) Timer B (Pulse Period/pulse Width Measurement Mode)

- 1. The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR (i = 0 to 5) register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts). Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not. To clear the MR3 bit to "0" by writing to the TBiMR register while the TBiS bit = "1" (count starts), be sure to write the same value as previously written to the TM0D0, TM0D1, MR0, MR1, TCK0 and TCK1 bits and a 0 to the MR2 bit.
- 2. The IR bit of TBiIC register (i=0 to 5) goes to "1" (interrupt request), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit of TBiMR register within the interrupt routine.
- 3. If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times timer B has overflowed.
- 4. To set the MR3 bit to "0" (no overflow), set TBiMR register with setting the TBiS bit to "1" and counting the next count source after setting the MR3 bit to "1" (overflow).
- 5. Use the IR bit of TBiIC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor within the interrupt routine.
- 6. When a count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
- 7. A value of the counter is indeterminate at the beginning of a count. MR3 may be set to "1" and timer Bi interrupt request may be generated between a count start and an effective edge input.
- 8. For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.

Precautions for Serial I/O (Clock-synchronous Serial I/O)

Transmission/reception

With an external clock selected, and choosing the RTS function, the output level of the RTSi pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTSi pin goes to "H" when reception starts. So if the RTSi pin is connected to the CTSi pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the RTS function has no effect.

Transmission

When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit of UiC1 register= "1" (transmission enabled)
- The TI bit of UiC1 register = "0" (data present in UiTB register)
- If CTS function is selected, input on the CTSi pin = "L"

Reception

- 1. In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi pin when receiving data.
- 2. When an internal clock is selected, set the UiC1 register (i = 0 to 2)'s TE bit to 1 (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the UiC1 register (i = 0 to 2)'s TE bit to 1 and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.
- 3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the UiC1 register (i = 0 to 2)'s RE bit = "1" (data present in the UiRB register), an overrun error occurs and the UiRB register OER bit is set to "1" (overrun error occurred). In this case, because the content of the UiRB register is indeterminate, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the SiRIC register IR bit does not change state.
- 4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.
- 5. When an external clock is selected, the conditions must be met while if the CKPOL bit = "0", the external clock is in the high state; if the CKPOL bit = "1", the external clock is in the low state.
 - The RE bit of UiC1 register= "1" (reception enabled)
 - The TE bit of UiC1 register= "1" (transmission enabled)
 - The TI bit of UiC1 register= "0" (data present in the UiTB register)

Precautions for Serial I/O (UART Mode)

Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.

Precautions for A-D Converter

- 1. Set ADCON0 (except bit 6), ADCON1 and ADCON2 registers when A-D conversion is stopped (before a trigger occurs).
- 2. When the VCUT bit of ADCON1 register is changed from "0" (Vref not connected) to "1" (Vref connected), start A-D conversion after passing 1 µs or longer.
- 3. To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVCC, VREF, and analog input pins (ANi(i=0 to 7)) each and the AVSS pin. Similarly, insert a capacitor between the VCC pin and the VSS pin. Figure 6.2 is an example connection of each pin.
- 4. Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the ADCON0 register's TGR bit = 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to "0" (input mode).
- **5.** When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A-D input voltage goes low.)
- 6. The φAD frequency must be 10 MHz or less. Without sample-and-hold function, limit the φAD frequency to 250kHz or more. With the sample and hold function, limit the φAD frequency to 1MHz or more.
- 7. When changing an A-D operation mode, select analog input pin again in the CH2 to CH0 bits of ADCON0 register and the SCAN1 to SCAN0 bits of ADCON1 register.




Figure 6.2. Use of capacitors to reduce noise

- 8. If the CPU reads the ADi register (i = 0 to 7) at the same time the conversion result is stored in the ADi register after completion of A-D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.
 - When operating in one-shot or single-sweep mode
 Check to see that A-D conversion is completed before reading the target ADi register. (Check the ADIC register's IR bit to see if A-D conversion is completed.)
 - When operating in repeat mode or repeat sweep mode 0 or 1
 Use the main clock for CPU clock directly without dividing it.
- 9. If A-D conversion is forcibly terminated while in progress by setting the ADCON0 register's ADST bit to "0" (A-D conversion halted), the conversion result of the A-D converter is indeterminate. The contents of ADi registers irrelevant to A-D conversion may also become indeterminate. If while A-D conversion is underway the ADST bit is cleared to "0" in a program, ignore the values of all ADi registers.

Precautions for Programmable I/O Ports

- 1. Setting the SM32 bit in the S3C register to "1" causes the P92 pin to go to a high-impedance state. Similarly, setting the SM42 bit in the S4C register to "1" causes the P96 pin to go to a high-impedance state.
- 2. The input threshold voltage of pins differs between programmable input/output ports and peripheral functions.

Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions VIH and VIL (neither "high" nor "low"), the input level may be determined differently depending on which side—the programmable input/output port or the peripheral function—is currently selected.

Electric Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flush memory version.

Precautions for Flash Memory Version

Precautions for Functions to Inhibit Rewriting Flash Memory Rewrite

ID codes are stored in addresses 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode.

The ROMCP register is mapped in address 0FFFFF16. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H) of fixed vectors.

Precautions for Stop mode

L1:

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).
- Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop

Example program **BSET** 0, CM1 ; Stop mode

JMP.B L1

Program after returning from stop mode

Precautions for Wait mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode diabled) before executing the WAIT instruction.

Precautions for Low power dissipation mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Erase all unlocked blocks
- · Lock bit program

Writing command and data

Write the command code and data at even addresses.

Precautions for Program Command

Write 'xx4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

Precautions for Lock Bit Program Command

Write 'xx7716' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is cleared to "0". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.

Operation speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for CPU clock using the CM0 register's CM06 bit and CM1 register's CM17–6 bits. Also, set the PM1 register's PM17 bit to 1 (with wait state).

Instructions inhibited against use

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a NMI or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a $\overline{\text{NMI}}$ interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

How to access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing "1" after writing "0". Also only when $\overline{\text{NMI}}$ pin is "H" level.

Writing in the user ROM area

EW0 Mode

• If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

EW1 Mode

Avoid rewriting any block in which the rewrite control program is stored.

DMA transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

Regarding Programming/Erasure Times and Execution Time

As the number of programming/erasure times increases, so does the execution time for software commands (Program, Block Erase, Erase All Unlock Blocks, and Lock Bit Program). Especially when the number of programming/erasure times exceeds 1,000, the software command execution time is noticeably extended. Therefore, the software command wait time that is set must be greater than the maximum rated value of electrical characteristics.

The software commands are aborted by hardware reset 1, hardware reset 2, $\overline{\text{NMI}}$ interrupt, and watchdog timer interrupt. If a software command is aborted by such reset or interrupt, the block that was in process must be erased before reexecuting the aborted command.

Other Notes

Timing of power supplying

The power need to supply to VCC, VDD2, VDD3 and AVCC at a time. While operating, must set same voltage.

Power supply noise and latch-up

In order to avoid power supply noise and latch-up, connect a bypass capacitor (more than $0.1\mu F$) directly between the Vcc pin and Vss pin, VDD2 pin and Vss2 pin, VDD3 pin and Vss3 pin, AVcc pin and AVss pin using a heavy wire.

And, connect a capacitor (more than $0.1\mu F$) to the TEST1 pin (35 pin).

When oscillation circuit stop for data slicer

Expansion register XTAL_VCO, PDC_VCO_ON,VPS_VCO_ON is set at "L", when the data slicer is not used, and the oscillation is stopped. When starting oscillation again, set data at the following order.

- (a) Set expansion register XTAL_VCO = "H."
- (b) Set expansion register PDC_VCO_ON, VPS_VCO_ON = "H."
- (c) 60 ms or more is a waiting state (stability period of internal oscillation circuit + data slice prepara tion).
- * To operate slice RAM, set expansion register XTAL_VCO = "H."

 Access the memories after wating for 20 ms certainly when resuming synchronous oscillation from the off state.

When operation start from stand-by mode (clock is stopped)

Set up an extended register as follows in standby mode.

- (a) Set extended register XTAL_VCO, PDC_VCO_ON, and VPS_VCO_ON as "L."
- (b) Set extended register STBY0 and STBY1 as "H." Set the other extended register as an initial state (at reset).

When you return to an oscillation state from a clock oscillation stop, set up as the notes of the oscillation circuit stop for data slicers.

Notes on operating with a low supply voltage (Vcc = 2.60 V to 5.25 V, f(Xcin) = 32 KHz)

When in single-chip mode, this product can operate with a low supply voltage only during low power dissipation mode. Before operating with a low supply voltage, always be sure to set the relevant register bits to select low power dissipation mode (BCLK: f(XCIN), main clock XIN: stop, subclock XCIN: oscillating). Then reduce the power supply voltage VCC to 3.0 V.

Also, when returning to normal operation, raise the power supply voltage to 5.0V while in low power consumption mode before entering normal operation mode.

When moving from any operation mode to another, make sure a state transition occurs according to the state transition diagram (Figure 2.5.9) in Section 2.5.3, "Power control."

The status of the power supply voltage Vcc during operation mode transition is shown in Figure 6.3 below.




Figure 6.3 Status of the power supply voltage Vcc during operation mode transition

Serial I/O (RxDi input setup time)

For the RxDi input setup time, refer to the rated values shown below, as well as Electrical Characteristics Table 3.23, "Serial I/O."

Table6.1. Serial I/O (Vcc=5V)

Symbol	Parameter	Standard		Unit
Symbol	Falametei	Min.	Max.	Offic
tsu(D-C)	RxDi input setup time	70		ns

Note: Refer to "Table 3.23. Serial I/O of the Electrical Characteristics."

7. Differences Between M306H3MC-XXXFP/FCFP and M306H2MC-XXXFP/FCFP

Differences Between M306H3MC-XXXFP/FCFP and M306H2MC-XXXFP/FCFP: Differences in Mask ROM Version and Flash Memory Version (Note 1)

Item	M306H3MC-XXXFP/FCFP	M306H2MC-XXXFP/FCFP
Supply voltage	4.75 to 5.25V (f(XIN)=10MHz) 2.60 to 5.25V (f(XCIN)=32kHz)	4.75V to 5.25V (f(XIN)=10MHz) 2.80V to 5.25V (f(XIN)=32kHz)
Clock Generating Circuit	When placed in low power mode, a divide-by-8 value is used foe these clocks. The XIN drive capability is set to HIGH.	When placed in low power mode, the divide-by-n value for the main clock does not change. Nor does the XIN drive capability change.
External device connect area	0400016 to 07FFF16 (PM13=0) 0800016 to 0FFFF16 (PM10=0) 1000016 to 26FFF16 2800016 to 7FFFF16 8000016 to CFFFF16 (PM13=0) D000016 to FFFFF16 (Microprocessor mode)	0400016 to 07FFF16 0800016 to 27FFF16 30000 16 to FFFFF16 (Microprocessor mode) (M306H2FCFP doesn't have microprocessor mode)
Upper address in memory expansion mode and microprocessor mode	P40 to P43 (A16 to A19), P34 to P37 (A12 to A15): Switchable between address bus and I/O port	P40 to P43 (A16 to A19) : Switchable between address bus and I/O port A12 to A15 : No switchable
Software wait to external area	Variable (0 to 3 waits)	Variable (0 to 1 waits)
Protect	Can be set for PM0, PM1, PM2, CM0, CM1, PD9, S3C, S4C, PCLKR registers	Can be set for PM0, PM1, CM0, CM1, PD9, S3C, S4C registers
Watchdog timer	Watchdog timer interrupt or watchdog timer reset is selected Count source protective mode is available	Watchdog timer interrupt No count source protective mode
Address match interrupt	4	2
Timers A, B count source	Selectable: f1, f2, f8, f32, fC32	Selectable: f1, f8, f32, fC32
Serial I/O (UART0 to UART2)	(UART, clock synchronous, I ² C bus, IE bus) X 3	(UART, clock synchronous,) x 2 (UART, clock synchronous, IIC bus, IE bus) X 1
UART0 to UART2, SI/O3, SI/O4 count source	Select from f1SIO, f2SIO, f8SIO, f32SIO	Select from f1, f8, f32
Serial I/O RTS timing	Assert low when receive buffer is read	Assert low when reception is completed
Serial I/O CTS/RTS separate function	Have	None
UART2 data transmit timing	After data was written, transfer starts at the 2nd BRG overflow timing (same as UART0 and UART1)	After data was written, transfer starts at the 1st BRG overflow timing (Output starts one cycle of BRG overflow earlier than UART0 and UART1)
Serial I/O sleep function	None	Have

Note 1: About the details and the electric characteristics, refer to data sheet.

Differences Between M306H3MC-XXXFP/FCFP and M306H2MC-XXXFP/FCFP: Differences in Mask ROM Version and Flash Memory Version (Note 1)

Item	M306H3MC-XXXFP/FCFP	M306H2MC-XXXFP/FCFP
Serial I/O I ² C mode	Start condition, stop condition: Auto-generationable	Start condition, stop condition: Not auto-generationable
Serial I/O I ² C mode SDA delay	Only digital delay is selected as SDA delay SDA digital delay count source: BRG	Analog or digital delay is selected as SDA delay SDA digital delay count source: 1/ f(XIN)
SI/O3, SI/O4 clock polarity	Selectable	Fixed
A-D converter operation clock	Selectable: fAD, fAD divided by 2, 3, 4, 6, 12	Selectable: fAD, fAD/2, fAD/4
Low power dissipation starting function	Selectable of middle speed mode (the main clock divided by 8) and low power dissipation mode (sub clock) by the external pin.	Only middle speed mode (the main clock divided by 8) at reset release
Sauce clock for data slicer	Use main clock	Supply from the FSCIN pin
The register for data slice system setup	Three lines	Two lines
Horizontal synchronized signal calculation	Have	None
Horizontal synchronized interrupt	It is possible to generate interruption with the specified horizonal line.	None
Filter pin for JUST CLOCK	P93 : programmable I/O port, Timer B3 input or the input for JUST CLOCK can be changed	P93 : programmable I/O port or Timer B3 input can be changed
Remote control function	By inputting the pulse of remote control into P94, distinction of a header pattern is possible.	None
CRC operation circuit for EPG-J	Have. 82-bit CRC error detection and the error correction by majority logic are possible.	None

Note 1: About the details and the electric characteristics, refer to data sheet.

Differences in Flash Memory Version (Note 1)

Item	M306H3FCFP	M306H2FCFP
User ROM blocks	7 blocks: 4 Kbytes x 2, 8 Kbytes x 3, 32 Kbytes x1, 64 Kbytes x 1	32 Kbytes x 4
CPU rewrite mode	Have (EW1 mode)	None (EW1 mode)
Protect by block unit (by lock bit)	Have	None
Boot ROM area	0FF00016 - 0FFFFF16 (4K byte)	0DE00016 - 0DFFFF16 (8K byte)

Note 1: About the details and the electric characteristics, refer to data sheet.

Differences Between M306H3MC-XXXFP/FCFP and M306H2MC-XXXFP/FCFP: Pin Connection (Note 1)

Item	M306H3MC-XXXFP	M306H3FCFP	M306H2MC-XXXFP	M306H2FCFP
35-pin	TEST 1 pin • Pin for test • It connects with GND through a capacitor		M2 pin • Pin for test • "L" is inputted	 M2 pin The power supply input pin for flash rewriting. Usually, 0V are impressed, 4.75V to 5.25V are applied at flash memory rewriting.
36-pin	Pin for test "H" or "L" is inputted.	M1 pin Mode selection input pin "H" is inputted when use microprocesser mode or memory expansion mode. "L" is inputted when use standard serial I/O mode (single-chip mode)	M1 pin • Pin for test • "L" is inputted	M1 pin • Chip mode setting input pin. • Usually, "L" is inputted
108-pin	START pin The pin for oscillation selectingut. Oscillation circuit is choser "H" ••• XIN-XOUT "L" ••• XCIN-XCOUT		VDD1 • Digital system powe • 4.75 to 5.25 are imp	
111-pin	TEST 2 pin • Pin for test • "L" is inputted		Vss1 • GND	

Note 1: About the details and the electric characteristics, refer to data sheet.

Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.

 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

- nerein.
 The information described here may contain technical inaccuracies or typographical errors.
 Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page

- (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan.

REVISION DESCRIPTION LIST

Rev. No.	Revision Description	Rev. date
0.20	First Edition of PDF File	0202
No.	First Edition of PDF File P2 Table of contents is changed. P3 F1.3.1 is changed. P4 T1.4.1 is changed. P5 L1 and T1.5.1 are changed. P7 T1.5.2 is changed. P8 T1.5.3 is changed. P9 2.OPERATION OF FUNCTIONAL is added in L1. M306H3FCFP is added in L3, L6 and L10. L2, L3, L5, L6, L9 and L10 are changed. F2.1.1 is changed. P10 L1, L2 are changed. P11 L1 to L4 are changed. L5, L6 are delated. Hardware Reset 2 is delated. P12 L1 to L4 are changed. Oscillation Stop Detection Reset is delated. P13 L1, L9 are changed. P14 F2.3.2 is changed. P15 T2.3.1 is changed. P16 Table of SFR register is changed. P17 Table of SFR register is changed. P18 Table of SFR register is changed. P19 Table of SFR register is changed. P20 Table of SFR register is changed. P21 Table of SFR register is changed. P22 L1 is changed. L9 is added. T2.4.2 is changed. L16, L17 are changed. P23 F2.4.1 is changed. P24 F2.4.2 is changed. P25 to P35 2.4.1 Bus and 2.4.2 Bus Control are added. P25 to P35 2.4.1 Bus and 2.4.2 Bus Control are added. P36 L2 is changed. P37 F2.5.1 is changed. P38 F2.5.2 is changed. P39 F2.5.3 is changed. P30 F2.5.3 is changed.	date
	P37 F2.5.1 is changed. P38 F2.5.2 is changed. P39 F2.5.3 is changed.	

Rev.	Revision Description	Rev.
No.		date
0.21	P46 T1.9.3 delated. L3 to L5 are changed. L12 to L13 are delated.	0829
	P48 L4 to L6 are changed. L18 to L21 and L45 to L46 are delated.	
	P50 L3 to L4 are delated. F2.5.8 is changed.	
	P51 F2.5.9 is changed.	
	 T1.9.7 Allowed Transition and Setting is delated. 	
	P52 L8 to L9 are delated.	
	Oscillation Stop and Re-oscillation Detect Function is delated.	
	 How to Use Oscillation Stop and Re-oscillation Detect Function is delated. 	
	P53 L8 and L9 are changed. L8 is delated. F2.6.1 is changed.	
	P86 F2.10.1 is changed.	
	P87 F2.10.2 is changed.	
	P158 L2 and L4 are changed. T2.12.1 is changed.	
	P159 F2.12.1 is changed.	
	P160 F2.12.2 is changed.	
	P161 F2.12.3 is changed.	
	P162 T2.12.2 is changed.	
	P163 F2.12.4 is changed.	
	P164 F2.12.3 is changed.	
	P165 F2.12.5 is changed.	
	P166 T2.12.4 is changed. P167 F2.12.6 is changed.	
	P168 T2.12.5 is changed.	
	P169 F2.12.7 is changed.	
	P170 T2.12.6 is changed.	
	P171 F2.12.8 is changed.	
	P172 (a) Resolution Select Function is delated. L3 and L14 are changed.	
	L19 to L20 are delated.	
	P173 L8 is delated. F2.12.10 is changed.	
	P174 L8 is changed. L11 is delated. F2.12.11 is changed.	
	P199 T2.14.4 is changed.	
	P242 L3, L10, L11, L16 and L24 are changed. L14 to L15 are delated.	
	P243 F2.15.1 is changed.	
	P244 F2.15.2 is changed.	
	P246 F2.15.4 is changed.	
	P248 F2.15.7 is changed.	
	P249 F2.15.8 is changed.	
	 F1.25.9 PC14 Register and PUR3 Register is delated. 	
	P252 T2.15.1 and T2.15.2 are changed.	
	P254 to P275 3.Electrical Characteristics is changed.	
	P276 T4.1.1 and T4.1.2 are changed.	
	P277 L3 to L5 and L8 to L9 are delated. F4.2.1 is changed.	

Rev.	Revision Description	Rev.
No.	Novision Bookinplion	date
0.21	P278 L2 is changed.	0829
	P279 F4.2.2 is changed.	
	P280 F4.2.1 is changed.	
	P283 F4.2.4 is changed.	
	P284 F4.2.5 is changed.	
	P285 F4.2.6 is changed.	
	P296 Notes are added in T4.3.3.	
	P298 L6 to L7 are changed.	
	P299 T4.3.4 is changed.	
	P300 F4.3.6 is changed.	
	 F1.27.14 Pin Connections for Serial I/O Mode (2) is delated. 	
	 F1.27.15 Pin Connections for Serial I/O Mode (3) is delated. 	
	P301 F4.3.7 is changed.	
	P302 F4.3.8 is changed.	
	 5.7 Electrical Characteristics is delated. 	
1.00	All page Type name is changed.	0308
	P3 F1.3.1 is changed.	
	P5 F1.4.1 is changed.	
	P6 F1.5.1 is changed.	
	P8 T1.5.2 is changed.	
	P9 T1.5.3 is changed.	
	P28 (3) Chip Select Signal L5 to L6 are delated.	
	P35 (10) Software Wait L3 to L4 are delated. L6 is changed.	
	P36 Note 3 is delated.	
	P40 F2.5.1 is changed.	
	P46 F2.5.7 is changed.	
	P54 F2.5.9 is changed.	
	P56 L11 is changed.	
	P61 T2.7.2 is changed.	
	P65 F2.7.4 is changed.	
	P71 F2.7.10 is changed.	
	P91 F2.10.6 is changed.	
	P98 F2.10.10 is changed.	
	P100 F2.10.11 is changed.	
	P101 F2.10.13 is changed.	
	P109 F2.11.1 is changed.	
	P132 F2.11.21 is changed.	
	P135 T2.11.12 is changed.	
	P159 F2.12.1 is changed.	
	P174 F2.12.11 is changed.	
	P177 F2.14.1 is changed.	

Rev.	Revision Description	Rev.
No.		date
1.00	P178 L2 and L4 are changed. T2.14.1 is changed.	0308
	P179 T2.14.2 is changed	
	P180 F2.14.2 is changed	
	P181 F2.14.3 is changed	
	P182 L2 to L4 are changed. T2.14.3 and F2.14.5 are changed.	
	P183 L6 is changed. F2.14.6 is changed.	
	P185 F2.14.8 is changed.	
	P186 Figure of register (1) is changed.	
	P192 Figure of register (7) is changed.	
	P194 Figure of register (10) is changed.	
	P195 Figure of register (11) is changed.	
	P196 Figure of register (12) is changed.	
	P197 Figure of register (13) is changed.	
	P198 Figure of register (14) is changed.	
	P199 T2.14.4 is changed.	
	P200 L7 is changed. F2.14.9 is changed.	
	P201 Figure of register (1) is changed.	
	P202 Figure of register (2) is changed.	
	P204 Figure of register (5) is changed.	
	P205 Figure of register (6) is changed.	
	P222 Figure of register (29) is changed.	
	P226 Figure of register (38) is changed.	
	P235 F2.14.22 is changed.	
	P237 L15 and L23 are changed.	
	P243 Title of F2.15.7 is changed.	
	P244 Title of F2.15.8 is changed.	
	P249 T3.1 is changed.	
	P251 T3.4, T3.5 and T3.6 are changed.	
	P252 T3.7 is changed.	
	P253 T3.8 is changed.	
	P254 T3.9 is changed.	
	P261 F3.2 is changed.	
	P277 L22 is changed.	
	P278 F4.2.4 is changed.	
	P279 F4.2.5 is changed.	
	P281 F4.2.7 is changed.	
	P285 L1 and L5 are changed.	
	P287 L16 is changed.	
	P307 (c) Timer B 8. is changed.	
	P310 L13 is changed.	
	P315 L21 is changed.	
	P317 L2 to L3 in table are changed.	

Rev. No.	Revision Description	Rev. date
1.00	P1 L2 is changed.	0308
1.00	P3 F1.3.1 is changed.	0000
	P36 T2.4.10 is changed.	
	P179 T2.14.2 is changed.	
	P181 F2.14.3 is changed.	
	P183 F2.14.6 is changed.	
	P186 Bit composition of a CRC register (1) is changed.	
	P226 Bit composition of an expansion register (38) is changed.	
	P254 T3.9 is changed.	
	P278 F4.2.4 is changed.	
	P310 F6.2 is changed.	
		1