# RENESAS

# Smart Configurator for RL78 Plug-in in e<sup>2</sup> studio 2023-10 Smart Configurator for RL78 V1.8.0

## Release Note

## Introduction

Thank you for using the Smart Configurator for RL78.

This document describes the restrictions and points for caution. Read this document before using the product.

## Contents

1.	Introduction
1.1	System Requirements
1.1.1	Windows PC3
1.1.2	Linux PC
1.1.3	Development Environments
2.	Support List4
2.1	Support Devices List
2.2	Support Components List
2.3	New support8
2.3.1	BSP (Board Support Package) revision update8
2.3.2	Support BDF file download link in e <sup>2</sup> studio8
2.3.3	Support generating Pin.c file9
2.3.4	Supporting opening "My Renesas log-in" dialog when the user want to download RL78 Software Integration System modules without logging-in to "My Renesas" account
3.	Changes11
3.1	Correction of issues/limitations11
3.1.1	Fixed the issue of ELCL modules' Config_{ <i>Configuration Name</i> }.c file always have "Creation Date" regardless of "Creation Date" setting in preference
3.1.2	Fixed the issue of clock mode setting error in IICA12
3.1.3	Fixed the issue of middle-speed on-chip oscillator is not reflected to fIMP in [Clocks] page
3.1.4	Fixed the issue of lacking "#include "Config_PGA.h"" in r_smc_entry.h when using Programmable Gain Amplifier
3.2	Specification changes13
3.2.1	Improvement for UARTA can't send a second consecutive transmission
3.2.2	Improvement for adding bit timing violation setting into DALI communication (control gear)14
3.2.3	Improvement for adding macro definition in { <i>Configuration Name</i> }.h for DALI (control device) and DALI (control gear)
3.2.4	Improvement for outputting internal data for transmission from the DALITxD0 pin in API R_{ <i>Configuration Name</i> }_Send()14
3.2.5	Improvement for updating PMC and POM setting for pin setting14

RENESAS

# Smart Configurator for RL78 Plug-in in e<sup>2</sup> studio 2023-10

Smart Configurator for RL78 V1.8.0

Release N	lote
-----------	------

4. L	ist of RENESAS TOOL NEWS AND TECHNICAL UPDATE	.15
5. F	Points for Limitation	.16
5.1	List of Limitation	. 16
5.2	Details of Limitation	. 16
5.2.1	Note on extra help document issue	. 16
5.2.2	Note on ELCL D flip flop component GUI warning display incorrectly	. 17
5.2.3	Note on the unsupported setting items for some ELCL components	. 18
5.2.4	Note on the extra "Run" menu on toolbar	. 18
5.2.5	Note on the user code protection feature will only be supported on the files that are generated by Code Generation component	
5.2.6	Note on FAA Configurator component does not support LLVM project	. 20
6. F	Points for Caution	.21
6.1	List of Caution	. 21
6.2	Details of Caution	. 22
6.2.1	Note on the build error message such as "section .bss virtual address range overlaps with .dtc_vectortable"	22
6.2.2	Note on the installation of the Smart Configurator	
6.2.3	Note on using TRDIOA0 for Input capture and TRDIOB0 for Output compare at same time	
6.2.4	Note on pulse width calculation of Timer RD input capture function	
6.2.5	Note on using Touch middleware and UART communication components	
6.2.6	Note on the include path update issue when renaming the component's configuration name	
6.2.7	Note on TAU Input Signal High/Low level Measurement component	26
6.2.8	Note on CC-RL V1.12 C++ project	. 26
6.2.9	Note on browsing "Release Notes" and "Tool News" URL from the help menu	. 26
6.2.10	Note on using the user code protection feature	. 27
6.2.11	Note on IAR build error when using SMS component	. 27
6.2.12	2 Note on A/D conversion time setting after performing [Change device] or [Change resource]	. 28
6.2.13	Note on changing Hardware Debug Configuration on project generation wizard	. 29
Revis	ion History	.30



### 1. Introduction

Smart Configurator is a utility for combining software to meet your needs. It supports the following three functions related to the embedding of Renesas drivers in your systems: importing middleware, generating driver code, and setting pins.

Smart Configurator for RL78 V1.8.0 is equivalent to Smart Configurator for RL78 Plug-in in e<sup>2</sup> studio 2023-10.

### 1.1 System Requirements

The operating environment is as follows.

#### 1.1.1 Windows PC

- System: x64/x86 based processor
  - Windows® 11

Windows® 10 (64-bit version)

- Windows® 8.1 (64-bit version)
- Memory capacity: We recommend 4 GB or more.
- Capacity of hard disk: At least 300 MB of free space.
- Display: Graphics resolution should be at least 1024 x 768, and the mode should display at least 65,536 colors.
- Processor: 1 GHz or higher (must support hyper-threading, multi-core CPUs)

#### 1.1.2 Linux PC

Smart Configurator for RL78 plug-in in e<sup>2</sup> studio 2023-01 or later is supported on Linux OS.

• System: x64 based processor, 2 GHz or faster (with multicore CPUs)

Ubuntu 22.04 LTS Desktop (64-bit version) Ubuntu 20.04 LTS Desktop (64-bit version)

- Memory capacity: We recommend 2 GB or more.
- Capacity of hard disk: At least 2 GB of free space.

#### 1.1.3 Development Environments

- Renesas Electronics Compiler for RL78 [CC-RL] V1.12 or later
- LLVM for Renesas RL78 10.0.0.202306 or later
- IAR Embedded Workbench for Renesas RL78 V5.10.1 or later
- SMS Assembler Note1 V1.00.00 or later
- FAA Assembler Note2 V1.04.02 or later

#### Note:

1. If you want to add SMS Assembler to  $e^2$  studio, install it from the integrated installer of  $e^2$  studio 21-04 or later. ( $e^2$  studio)

As with other compilers, select and install from the [Additional Software] - [Renesas Toolchains & Utilities] tab of the e<sup>2</sup> studio setup wizard.

2. If you want to add FAA Assembler to  $e^2$  studio, install it from the integrated installer of  $e^2$  studio 23-04 or later. ( $e^2$  studio)

As with other compilers, select and install from the [Additional Software] - [Renesas Toolchains & Utilities] tab of the e<sup>2</sup> studio setup wizard.



## 2. Support List

## 2.1 Support Devices List

Below is a list of devices supported by the Smart Configurator for RL78 V1.8.0.

Table 2-1 Support Devi		1
Group (HW Manual number)	PIN	Device name
RL78/G23 Group	30pin	R7F100GAFxSP, R7F100GAGxSP, R7F100GAHxSP, R7F100GAJxSP
(R01UH0896EJ0120)	32pin	R7F100GBFxNP, R7F100GBGxNP, R7F100GBHxNP, R7F100GBJxNP, R7F100GBFxFP, R7F100GBGxFP, R7F100GBHxFP, R7F100GBJxFP
	36pin	R7F100GCFxLA, R7F100GCGxLA, R7F100GCHxLA, R7F100GCJxLA
	40pin	R7F100GEFxNP, R7F100GEGxNP, R7F100GEHxNP, R7F100GEJxNP
		R7F100GFFxFP, R7F100GFGxFP, R7F100GFHxFP, R7F100GFJxFP,
	44pin	R7F100GFKxFP, R7F100GFLxFP, R7F100GFNxFP
	48pin	R7F100GGFxFB, R7F100GGGxFB, R7F100GGHxFB, R7F100GGJxFB, R7F100GGKxFB, R7F100GGLxFB, R7F100GGNxFB, R7F100GGFxNP, R7F100GGGxNP, R7F100GGHxNP, R7F100GGJxNP, R7F100GGKxNP, R7F100GGLxNP, R7F100GGNxNP
	52pin	R7F100GJFxFA, R7F100GJGxFA, R7F100GJHxFA, R7F100GJJxFA, R7F100GJKxFA, R7F100GJLxFA, R7F100GJNxFA
	64pin	R7F100GLFxFA, R7F100GLGxFA, R7F100GLHxFA, R7F100GLJxFA, R7F100GLKxFA, R7F100GLLxFA, R7F100GLNxFA, R7F100GLFxFB, R7F100GLGxFB, R7F100GLHxFB, R7F100GLJxFB, R7F100GLKxFB, R7F100GLLxFB, R7F100GLNxFB, R7F100GLFxLA, R7F100GLGxLA, R7F100GLHxLA, R7F100GLJxLA, R7F100GLKxLA, R7F100GLLxLA, R7F100GLNxLA
	80pin	R7F100GMGxFA, R7F100GMHxFA, R7F100GMJxFA, R7F100GMKxFA, R7F100GMLxFA, R7F100GMNxFA, R7F100GMGxFB, R7F100GMHxFB, R7F100GMJxFB, R7F100GMKxFB, R7F100GMLxFB, R7F100GMNxFB
	100pin	R7F100GPGxFB, R7F100GPHxFB, R7F100GPJxFB, R7F100GPKxFB, R7F100GPLxFB, R7F100GPNxFB, R7F100GPGxFA, R7F100GPHxFA, R7F100GPJxFA, R7F100GPKxFA, R7F100GPLxFA, R7F100GPNxFA
	128pin	R7F100GSJxFB, R7F100GSKxFB, R7F100GSLxFB, R7F100GSNxFB
RL78/F24 Group	32pin	R7F124FBJ3xNP, R7F124FBJ4xNP, R7F124FBJ5xNP
(R01UH0944EJ0100)	48pin	R7F124FGJ3xFB, R7F124FGJ4xFB, R7F124FGJ5xFB
	64pin	R7F124FLJ3xFB, R7F124FLJ4xFB, R7F124FLJ5xFB
	80pin	R7F124FMJ3xFB, R7F124FMJ4xFB, R7F124FMJ5xFB
	100pin	R7F124FPJ3xFB, R7F124FPJ4xFB, R7F124FPJ5xFB
RL78/G15 Group	8pin	R5F12008xNS, R5F12007xNS
(R01UH0959EJ0100)	10pin	R5F12018xSP, R5F12017xSP
	16pin	R5F12048xNA, R5F12047xNA, R5F12048xSP, R5F12047xSP
	20pin	R5F12068xSP, R5F12067xSP
RL78/F23 Group	32pin	R7F123FBG3xNP, R7F123FBG4xNP, R7F123FBG5xNP
(R01UH0944EJ0100)	48pin	R7F123FGG3xFB, R7F123FGG4xFB, R7F123FGG5xFB
	64pin	R7F123FLG3xFB, R7F123FLG4xFB, R7F123FLG5xFB
	80pin	R7F123FMG3xFB, R7F123FMG4xFB, R7F123FMG5xFB
RL78/G22 Group	16pin	R7F102G4ExNP, R7F102G4CxNP
(R01UH0978EJ0100)	20pin	R7F102G6ExSP, R7F102G6CxSP
	24pin	R7F102G7ExNP, R7F102G7CxNP
	25pin	R7F102G8ExLA, R7F102G8CxLA
	30pin	R7F102GAExSP, R7F102GACxSP
	32pin	R7F102GBExNP, R7F102GBCxNP, R7F102GBExFP, R7F102GBCxFP
	36pin	R7F102GCExLA, R7F102GCCxLA
	40pin	R7F102GEExNP, R7F102GECxNP
	44pin	R7F102GFExFP, R7F102GFCxFP
	48pin	R7F102GGExFB, R7F102GGExNP, R7F102GGCxFB, R7F102GGCxNP

# Table 2-1 Support Devices (1/2)



Group	PIN	Device name
(HW Manual number)		
RL78/G24 Group	20pin	R7F101G6GxSP, R7F101G6ExSP
(R01UH0961EJ0100)	24pin	R7F101G7GxNP, R7F101G7ExNP
	25pin	R7F101G8GxLA, R7F101G8ExLA
	30pin	R7F101GAGxSP, R7F101GAExSP
	32pin	R7F101GBGxNP, R7F101GBExNP, R7F101GBGxFP, R7F101GBExFP
	40pin	R7F101GEGxNP, R7F101GEExNP
	44pin	R7F101GFGxFP, R7F101GFExFP
	48pin	R7F101GGGxFB, R7F101GGExFB, R7F101GGGxNP, R7F101GGExNP
	52pin	R7F101GJGxFA, R7F101GJExFA
	64pin	R7F101GLGxFA, R7F101GLGxFB, R7F101GLExFA, R7F101GLExFB
RL78/G16 Group	10pin	R5F1211AxSP, R5F1211CxSP
(R01UH0980EJ0100)	16pin	R5F1214AxNA, R5F1214AxSP, R5F1214CxNA, R5F1214CxSP
	20pin	R5F1216AxSP, R5F1216CxSP
	24pin	R5F1217AxNA, R5F1217CxNA
	32pin	R5F121BAxFP, R5F121BAxNA, R5F121BCxFP, R5F121BCxNA



## 2.2 Support Components List

Below is a list of Components supported by the Smart Configurator for RL78 V1.8.0.

#### Table 2-3 Support Components (1/2)

✓ : Support, -: Non-support

No	Components	Mode	RL78/G23	RL78/F24	RL78/G15	RL78/F23	RL78/G22	RL78/G16	RL78/G24	Remarks
-	12 Bit A/D Single Scan	-	-	✓	-	✓	-	-	-	
2	12 Bit A/D Continuous Scan	-	-	1	-	1	-	-	-	
3	12 Bit A/D Group Scan	-	-	1	-	1	-	-	-	
		Normal mode Advanced mode	-	-	-	-	-	-	1	Only RL78/G24 A/D converter has mode selection GUI. For other devices, the default mode is "Normal mode" and no GUI is provided for mode selection.
	Clock Output/Buzzer Output Controller	-	1	1	1	1	1	1	1	
	Comparator	-	✓	✓	✓	-	-	~	~	
	D/A Converter	-	✓	✓	-	-	-	-	✓	
	Data Transfer Controller	-	✓	✓	-	✓	✓	-	~	
	Delay Counter	-	✓	✓	✓	✓	✓	✓	✓	
	Divider Function	-	✓	✓	✓	✓	✓	~	~	
	Event Link Controller	-	-	✓	-	-	✓	-	✓	
	External Event Counter	-	✓	✓	✓	1	✓	1	✓	
	IIC Communication (Master mode)	-	1	1	1	~	~	1	1	
	IIC Communication (Slave mode)	-	1	1	1	1	~	>	>	
	Input Capture Function	-	I	<	Ι	<	I	Ι	<	
	Input Pulse Interval/Period Measurement	-	1	1	1	~	~	1	1	
17	Input Signal High-/Low- Level Width Measurement	-	1	1	1	~	~	1	1	
18	Interrupt Controller	-	✓	1	1	✓	1	1	1	
19	Interval Timer	8 bit count mode	✓	✓	✓	1	1	>	<	
		12 bit count mode	I	I	<	I	I	<	-	
		16 bit count mode	<	>	>	<	<	>	>	
		16 bit capture mode	1	-	-	-	1	-	1	
		32 bit count mode	✓	-	-	-	✓	-	✓	
	Key Interrupt	-	✓	✓	-	✓	✓	-	✓	
21		One-Shot Pulse Output Two-Channel Input with One-	✓ _	✓ _	✓ ✓	✓ _	✓ _	✓ ✓	✓ -	
		Shot Pulse Output			•			•		
	Output Compare Function	-	-	✓	-	✓	-	-	✓ ✓	
	Ports	-	~	✓ 	~	✓	~	~	<b>√</b>	
	PWM Option Unit A	-	-	~	-	~	-	-	1	
	DALI Communication (Control devices)	-	-	-	-	-	-	-	1	
	DALI Communication (Control gear)	-			_	-	-	-	>	
27	Real-Time Clock	-	✓	✓	-	1	1	1	>	



Release Note

abl	e 2-4 Support Componen	ts (2/2)								✓: Support, -: Non-support
No	Components	Mode	RL78/G23	RL78/F24	RL78/G15	RL78/F23	RL78/G22	RL78/G16	RL78/G24	Remarks
28	PWM Output	PWM Mode	1	1	1	1	1	1	1	
		PWM3 Mode	-	1	-	1	-	-	1	
		Extended PWM Mode	-	1	-	1	-	-	1	
		PWM2 Mode	-	-	-	-	-	-	✓	
		Timer KB3 PWM Output Gate Mode	-	_	-	_	_	_	1	
		Standalone Mode (Period controlled by the TKBCRn0 register)	-	-	-	-	-	-	1	
		Standalone Mode (Period controlled by external trigger input)	-	-	-	_	_	_	1	
		Simultaneous Start/Stop Mode (Period controlled by the TKBCRn0 register)	I	_	_	_	_	_	~	
		Simultaneous Start/Stop Mode (Period controlled by external trigger input)	_	-	-	-	-	-	1	
		Simultaneous Start/Clear Mode (Period controlled by master)	_	_	_	_	_	_	1	
		Interleaved PFC Output Mode	I	-	-	-	-	-	>	
	Remote Control Signal Receiver	-	1	-	-	-	-	-	-	
	SNOOZE Mode Sequencer		1	-	-	-	✓	-	-	
31	SPI (CSI) Communication	Transmission	1	✓	✓	✓	✓	✓	✓	
		Reception	~	1	1	1	1	1	✓	
	Omena Maria Ordand	Transmission/reception	<i>✓</i>	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	
32 33	Square Wave Output Three-phase PWM Output	- Reset Synchronous PWM	-	✓ ✓	✓ -	✓ ✓	✓ -	✓ ✓	✓ ✓	
		Mode Complementary PWM Mode	_	1		1		1	✓	
		Extended Complementary PWM Mode	-	✓ ✓	-	✓ ✓	-	✓ ✓	✓ ✓	
34	UART Communication	Transmission	1	1	1	1	1	1	1	
		Reception	<ul> <li>Image: A start of the start of</li></ul>	✓	1	1	1	1	✓	
		Transmission/reception	1	1	1	1	1	1	1	
35	Voltage Detector	-	✓	✓	-	✓	✓	-	1	
36	Watchdog Timer	-	✓	✓	✓	✓	✓	✓	✓	
37	Logic & Event Link Controller	-	1	_	-	-	-	-		Need download in Smart Configurator RL78
	Phase Counting Mode	-	_	-		-	-	-	>	
	Programmable Gain Amplifier	-	-	_	-	_	_	_	1	
40	Flexible Application Accelerator	-	-	_	-	-	-	-	1	



### 2.3 New support

## 2.3.1 BSP (Board Support Package) revision update

BSP rev1.61 is supported and will be added as default BSP when creating Smart Configurator project.

## 2.3.2 Support BDF file download link in e<sup>2</sup> studio

From Smart Configurator for RL78 V1.8.0, the user can download the BDF file of Renesas made board (for e.g., Fast Prototyping Board) from website and imported. The user can download BDF file when creating a project or when changing device.

3 New Renesas CC-RL Executable Project	×	
Select toolchain, device & debug settings Toolchain Settings Language:  C C++ Toolchain: Renesas CC-RL	Board Description File Download     Select the board description files for download	· ×
Toolchain Version: v1.12.01 Manage Toolchains Device Settings Target Board: Custom Target Device: R5F104PL Target Device: R5F104PL	Title         Rev.           Fast Prototyping Board for RL78/G15 Board Descriptio         1.00           Fast Prototyping Board for RL78/G16 Board Descriptio         1.00           Fast Prototyping Board for RL78/G22 Board Descriptio         1.00           Fast Prototyping Board for RL78/G23-128p Board Desc         1.00           Fast Prototyping Board for RL78/G23-64p Board Desc         1.00           Fast Prototyping Board for RL78/G23-64p Board Desc         1.00           Fast Prototyping Board for RL78/G24 Board Descriptio         1.00	Select All Deselect All
Unlock Devices Endian: Little Project Type: Default	Module Folder Path:     C:\Users\ \eclipse\com.renesas.platform_download\Board     Download	> Is Cancel

Figure 2-1 Support BDF file download link when creating a project

Smart_Co		ample.scfg $ imes$					🕞 Generate Code		te Report	MCU/M
Device se	election								è Z	
Board:	Custom Use	r Board		×	8				_	
Device:	R7F100GLLx	LA			Boar	d Description File Downloa	ad			~
	Download m	ore boards		_	Sele	ect the board description file	s for download			Ľ
						Title			Rev.	Select All
						Fast Prototyping Board for			1.00	Deselect All
						Fast Prototyping Board for			1.00	
						Fast Prototyping Board for	-		1.00 1.00	
						Fast Prototyping Board for Fast Prototyping Board for			1.00	
						Fast Prototyping Board for			1.00	
					Mo	dule Folder Path:				
						C:\Users\zhao-fei\.eclipse\c	om.renesas.platforr	m_downle	oad\Boards	
								Downl	oad	Cancel
Overview E	Board Clocks	System Comp	onents Pins	Interrup						- Legena

Figure 2-2 Support BDF file download link in [Board] page



## Smart Configurator for RL78 Plug-in in e<sup>2</sup> studio 2023-10

## Smart Configurator for RL78 V1.8.0

## Release Note

Device selection	🔋 🦮 Generate Code 🛛 Generate Report		Board Description File Download	
Device selection	S Refactoring	- 0 ×	Select the board description files for download	Ľ
Board: Custom User Board v Device: R7F100GLLLA <u>Download more boards</u>	Change Device Select the new device for Smart_Configurator_example Current Device: R7F100GLtxLA Custom Target Board: Custom Target Device: R7F100GLtxLA	sdditional boards Unlock Devices	Title         Rev.           Fast Prototyping Board for RL78/C15 Board Descrip         1.00           Fast Prototyping Board for RL78/C16 Board Descrip         1.00           Fast Prototyping Board for RL78/C22 Board Descrip         1.00           Fast Prototyping Board for RL78/C32-Board Descrip         1.00           Fast Prototyping Board for RL78/C32-128p Board D         1.00           Fast Prototyping Board for RL78/C32-128p Board D         1.00           Fast Prototyping Board for RL78/G24 Board Descrip         1.00	Select All Deselect A
	(?) < Back Next > Finish	Cancel	Module Folder Path: CAUsers\ \_eclipse\com.renesas.platform_download\Board	s Cancel

Figure 2-3 Support BDF file download link when changing device

### 2.3.3 Support generating Pin.c file

From Smart Configurator for RL78 V1.8.0, Pin.c file will be generated when adding components or selecting pin in [Pins] page. The user can select multiple conflicted pins at the same time and copy the content in Pin.c to their own driver code.

Note: 1. This feature is not supported PIOR pin, this means that there's no pin setting code generated when the pin need set PIOR register.

Note: 2. For the pins which direction are "I/O", this feature can't distinguish these pin's input or output status. For example, when SCK00 is used as input function in GUI, SCK00 maybe set to output status or input status in Pin.c.

type	filter text (	* = any stri	ng, ? = any character)			
Ena	Function	n PIOR	Assignment	Pin Num	Direct	Remarks
$\checkmark$	ANI0		P20/ANI0/AVREFP/INTP6	/ 56	1	There is no software
$\checkmark$	ANI1		P21/ANI1/AVREFM/INTP7	/ 55	1	There is no software
$\checkmark$	ANI2		P22/ANI2/ANO0/PGAI4	/ 54	I.	There is no software
$\checkmark$	ANI3		P23/ANI3/ANO1/PGAGND	/ 53	1	There is no software
$\checkmark$	ANI4		P24/ANI4	/ 52	1	There is no software
$\checkmark$	ANI5		P25/ANI5	/ 51	1	There is no software
	ANI6		Not assigned	Not assig	None	
	ANI7		Not assigned	Not assig	None	

Figure 2-4 Selecting pin in [Pins] page without adding components



#### 2.3.4 Supporting opening "My Renesas log-in" dialog when the user want to download RL78 Software Integration System modules without logging-in to "My Renesas" account

If the user doesn't log-in to "My Renesas" account when using CS+ and the user wants to download RL78 Software Integration System modules after launching Smart Configurator, "My Renesas log-in" dialogue (refer to **Error! Reference source not found.**) will display. If the user clicks "Open log-in dialogue", "Login to My Renesas" dialogue in CS+ (refer to **Error! Reference source not found.**) will open and the user can download RL78 Software Integration System modules after "My Renesas" account is logged-in.

诸 New Co	omponent	t				$\times$
Software	Compone	ent Selection				
Select cor	nponent f	rom those availa	ible in list			
Category	All					~
Function	All					~
Filter						
Compon	ents ^		Short Name	Туре	Vers	i ^
💽 My	Renesas lo	og-in				×
		em modules.	open log-in di		Cancel	
	ansfer Co	ntroller		Code Ger		
Belay C				Code Ger	nera 1.4.1	~
✓ show c Descriptic	· ·	version				
The analo digital sig		al (A/D) convert:	er is function for	converting anal	og inputs to	•
<u>Download</u>	RL78 Sof	tware Integratio	n System module	<u>es</u>		
Configure	general s	<u>ettings</u>				

Figure 2-5 Download RL78 Software Integration System modules without logging-in

Login to My Renesas	×
My Renesas	
Create a My Renesas account to use our tool download serv receive Newsletter / Update Notice, and take advantage of other services.	
Login	
Email address	
Password <u>Forgot Your Password?</u>	
Remember my credentials	
Login	
Register <u>here</u>	

Do not show this dialog box at startup Figure 2-6 "Login to My Renesas" dialogue in CS+



## 3. Changes

This chapter describes changes to the Smart Configurator for RL78 V1.8.0.

#### **Correction of issues/limitations** 3.1

#### Table 3-1 List of Correction of issues/limitations

Table 3-1 List of Correction of issues/limitations <t< th=""><th>e, -: Not Applicable</th></t<>						e, -: Not Applicable			
No	Description		RL78/F24	RL78/G15	RL78/F23	RL78/G22	RL78/G16	RL78/G24	Remarks
1	Fixed the issue of ELCL modules' Config_{Configuration Name}.c file always have "Creation Date" regardless of "Creation Date" setting in preference	~	_	_	-	_	_	_	
2	Fixed the issue of clock mode setting error in IICA	-	-	-	-	I	-	✓	
3	Fixed the issue of middle-speed on-chip oscillator is not reflected to fIMP in [Clocks] page	1	-	_	_	1	_	1	
4	Fixed the issue of lacking "#include "Config_PGA.h"" in r_smc_entry.h when using Programmable Gain Amplifier	_	-	-	-	-	-	1	

#### Fixed the issue of ELCL modules' Config {Configuration Name}.c file always have 3.1.1 "Creation Date" regardless of "Creation Date" setting in preference

When "Creation Date" is set to "No output" in preference, "Creation Date" still output in Config\_{Configuration Name}.c file. From Smart Configurator for RL78 V1.8.0, this issue is fixed.

C Preferences	
type filter text	Smart Configurator 🗢 🔻 🗄
<ul> <li>Help Module Download</li> <li>Scripting</li> <li>Smart Configurator Component MCU/MPU Package / Pin Errors/Warnings</li> </ul>	Encode Text file: GBK CSV file: Unicode (UTF-8 BOM) Code generation settings Creation date: No output Output PDF: Output Restore Defaults Apply

Figure 3-1 "Creation Date" setting in preference


6	*
7	* Copyright (C) 2021, 2023 Renesas Electronics Corporation. All rights reserved.
	L*************************************
9	
	—/*************************************
1	* File Name : Config AND.c
2	* Component Version: 1.1.0
3	* Device(s) : R7F100GSNxFB
4	* Description : This module do the ELCL configuration to provide the AND.





#### 3.1.2 Fixed the issue of clock mode setting error in IICA

When the user selects fCLK as 48MHz in [Clocks] page, if the user selects fCLK/2 as IICA operation clock, an error icon displays after "Clock mode setting". From Smart Configurator for RL78 V1.8.0, this error icon is removed from GUI.



#### Figure 3-3 fCLK setting in [Clocks] page

Clock mode setting		
Clock mode setting	fCLK/2	~

Figure 3-4 The error icon is removed from GUI when fCLK is 48MHz

# 3.1.3 Fixed the issue of middle-speed on-chip oscillator is not reflected to fIMP in [Clocks] page


fIMP value can't refresh following middle-speed on-chip oscillator correctly. From Smart Configurator for RL78 V1.8.0, fIMP can refresh to be same as middle-speed on-chip oscillator.

<b>2</b> • • • • • •			fIMP
Middle-speed on-chip oscillator  Frequency: 4  MHz)	_		4 (MHZ)

#### Figure 3-5 Middle-speed on-chip oscillator and fIMP in [Clocks] page

#### 3.1.4 Fixed the issue of lacking "#include "Config\_PGA.h"" in r\_smc\_entry.h when using Programmable Gain Amplifier

From Smart Configurator for RL78 V1.8.0, "#include "Config\_PGA.h"" can be generated in r\_smc\_entry.h when using Programmable Gain Amplifier.



#### Figure 3-6 Add "#include "Config\_PGA.h"" in r\_smc\_entry.h



#### 3.2 **Specification changes**

Table 3-2	List of Specification changes	
-----------	-------------------------------	--

Table 3-2       List of Specification changes          \Colored : Applicable, -: Not Applic						e, -: Not Applicable			
No			RL78/F24	RL78/G15	RL78/F23	RL78/G22	RL78/G16	RL78/G24	Remarks
	Improvement for UARTA can't send a second consecutive transmission	1	-	-	-	1	-	-	
	Improvement for adding bit timing violation setting into DALI communication (control gear)	-	-	-	-	-	-	~	
3	Improvement for adding define description in { <i>Configuration</i> <i>Name</i> }.h for DALI (control device) and DALI (control gear)	-	-	-	-	-	-	~	
	Improvement for outputting internal data for transmission from the DALITxD0 pin in API R_{Configuration Name}_Send()	-	-	-	-	-	-	1	
5	Improvement for updating PMC and POM setting for pin setting	-	-	-	-	-	1	-	

#### 3.2.1 Improvement for UARTA can't send a second consecutive transmission

When selecting transmit mode to "Continuous transmit by interrupt", ISSMAn (n = 0,1) must be set to 1U (the INTUTn interrupt should generate when the transmit buffer becomes empty) before start transmit. Smart Configurator set ISSMAn to 1U in API R\_{Configuration Name}\_Create() to initiate UARTA and set ISSMAn to 0U in API R\_{Configuration Name}\_interrupt\_send() to complete transmission. It's inconvenient for the user to set ISSMAn to 1U again manually if the user wants to send a second consecutive transmission. From Smart Configurator for RL78 V1.8.0, ISSMAn is set to 1U in API R\_{Configuration Name}\_Send() and the user can send a second consecutive transmission directly.








Figure 3-8 Set ISSMAn to 1U in API R\_{Configuration Name}\_Send()



# 3.2.2 Improvement for adding bit timing violation setting into DALI communication (control gear)

Add bit timing violation setting into DALI communication (control gear) as following picture. The specification is same as DALI communication (control device).

Bit timing violation setting Enable bit timing violation function					
Bit timing violation mode	rea are not o	detected as bit timing violation $$			
Bit timing violation threshold 1 selection	Edge are	detected as bit timi	ng violation	~	
Bit timing violation threshold 1	0	(0 µs)	Bit timing violation threshold 2	79	(513.5 µs)
Bit timing violation threshold 3	79	(513.5 µs)	Bit timing violation threshold 4	101	(656.5 µs)
Bit timing violation threshold 5	157	(1020.5 µs)	Bit timing violation threshold 6	219	(1423.5 µs)

Figure 3-9 Add bit timing violation setting on GUI

# 3.2.3 Improvement for adding macro definition in {*Configuration Name*}.h for DALI (control device) and DALI (control gear)

The user wants to use define description (following red code) in their library. So, Smart Configurator adds them in "Macro definitions" area in {*Configuration Name*}.h.


/*****
Macro definitions
#define STR1_URF (0x0400U)
#define STR1_DAF (0x0200U)
#define STR1_CDF (0x0100U)
#define STR1_LFRF (0x0080U)
#define STR1_BPDF (0x0040U)
#define STR1_BBF (0x0020U)
#define STR1_TENDF (0x0010U)
#define STR1_RDRF (0x0008U)
#define STR1_BTVF (0x0004U)
#define STR1_OVF (0x0002U)
#define STR1_MFEF (0x0001U)

Figure 3-10 Adding macro definition

# 3.2.4 Improvement for outputting internal data for transmission from the DALITxD0 pin in API R\_{Configuration Name}\_Send()

If the DALITxD0 pin assertion function is enabled (The output from the DALITxD0 pin is driven low/high), the user must disable DALITxD0 pin assertion function manually before send data again. From Smart Configurator for RL78 V1.8.0, the DALITxD0 pin is set to output internal data (add the driver code in following red frame) in API R\_{Configuration Name}\_Send() before send data again. Then the user can send data again conveniently.

voi {	d R_Config_DALI_ControlDevice_Send(uint16_t * con:	st tx_buf)
	CTR1 &= (uint16_t)~_0001_TRANSMIT_DATA_ENABLED; TXDCTR1 &= (uint16_t)~ 0002_ASSERT_ENABLED;	
	FECR1 = 0010 STR1 TENDF FLAG CLEAR;	
	CTR1  = _0001_TRANSMIT_DATA_ENABLED;	
4		



#### 3.2.5 Improvement for updating PMC and POM setting for pin setting

There are some errors in RL78/G16 User's Manual (R01UH0980EJ0100). Smart Configurator updates the related pin setting code (the POM and PMC setting code) in API R\_{Configuration Name}\_Create() according to the document <u>TN-RL\*-A0126A/J</u>.



# 4. List of RENESAS TOOL NEWS AND TECHNICAL UPDATE

Below is a list of notifications delivered by RENESAS TOOL NEWS and TECHNICAL UPDATE.

Issue date	Document No.	Description	Applicabl e MCUs	Fixed version
Oct. 01, 2021	R20TS0757	1. Notes on creating LLVM for Renesas RL78 C/C++ Executable Project     2. Notes on using Port Input buffer function https://www.renesas.com/document/tnn/notes- e-studio-smart-configurator-plug-smart- configurator-rl78	RL78/G23	V1.2.0
Mar. 16, 2022	R20TS0822	1. Notes when build or clean e <sup>2</sup> studio Smart Configurator project <u>https://www.renesas.com/document/tnn/notes-</u> <u>e-studio-smart-configurator-plug-smart-</u> <u>configurator-rl78-0</u>	RL78/G23	V1.3.0
Dec. 01, 2022	R20TS0895	1. Notes when changing version of Board Support Program (BSP) or RL78 Software Integration System (SIS) modules <u>https://www.renesas.com/us/en/document/tnn/</u> <u>notes-e-studio-smart-configurator-rl78-plug-</u> <u>smart-configurator-rl78</u>	RL78/G23 RL78/F24 RL78/G15	V1.5.0



Smart Configurator for RL78 Plug-in in e<sup>2</sup> studio 2023-10

Smart Configurator for RL78 V1.8.0

## 5. Points for Limitation

This section describes points for limitation regarding the Smart Configurator for RL78 V1.8.0.

#### 5.1 List of Limitation

## Table 5-1 List of Limitation

Tab	e 5-1 List of Limitation			1	: A	ppl	icat	ole,	-: Not Applicable
No	Description	RL78/G23	RL78/F24	RL78/G15	RL78/F23	RL78/G22	RL78/G16	RL78/G24	Remarks
1	Note on extra help document issue	✓	$\checkmark$	1	✓	✓	✓	✓	
2	Note on ELCL D flip flop component GUI warning display incorrectly	1	-	-	-	-	-	-	
3	Note on the unsupported setting items for some ELCL components	1	-	-	-	-	-	-	
4	Note on the extra "Run" menu on toolbar	✓	✓	1	✓	✓	✓	1	
5	Note on the user code protection feature will only be supported on the files that are generated by the Code Generation component	1	1	1	1	1	1	1	
6	Note on FAA Configurator component does not support LLVM project	-	-	-	-	-	-	1	

#### 5.2 **Details of Limitation**

#### 5.2.1 Note on extra help document issue

For Smart Configurator, there is an extra help "Smart Browser" under "[Help] > [Help Contents]". Please ignore it.

🗢 【 Help - Smart Configurator
Search:
Contents 👜 🚽 🊀
🗄 🧼 Smart Browser
🗄 🏁 Smart Configurator for RL78





#### 5.2.2 Note on ELCL D flip flop component GUI warning display incorrectly

When selecting the event signal in ELCL D flip flop component, even if the selected signal consists with the hardware specification, there still displays the warning on the GUI.

#### [Avoidance measure]

Make reference to the hardware manual and set the selectable event signal though warning appeared in GUI, the waring is no impact for the code generation.

The following is example of using flip-flop 0 and flip-flop 1 in ELCL logic cell block L1.




Figure 5-2 The flip-flop 0 in ELCL logic cell block L1 usage example




Figure 5-3 The flip-flop 1 in ELCL logic cell block L1 usage example



#### 5.2.3 Note on the unsupported setting items for some ELCL components

In the following ELCL modules, it is not possible to set "no selection (fixed to 0)" as the input signal of the logic cell block and "negative logic output (inverted)" as the output level of the event signal.

- ELCL AND
- ELCL D flip flop
- ELCL EXOR
- ELCL selector
- ELCL Through

[Avoidance measure] None

### 5.2.4 Note on the extra "Run" menu on toolbar

After launching Smart Configurator, an extra menu "Run" will appear on the toolbar if user has launched the Smart Configurator for RL78 V1.6.0 or earlier version. Please ignore this menu.

Smart Co	nfigurat	or	_	
File Window	Help	Run	]	
🔁 🗁 🗐				

Figure 5-4 Menu "Run" on the toolbar

To remove it, the user can reset the perspective according to below steps:

1) Right-click Smart Configurator icon, select "Reset".




Figure 5-5 Click "Reset"



# Smart Configurator for RL78 Plug-in in e<sup>2</sup> studio 2023-10 Smart Configurator for RL78 V1.8.0

2) Select "Reset Perspective".		
	💰 Smart Configurator	– 🗆 ×
	File Window Help	
	Reset Perspective	×
	Reset the Smart Configurator perspective to its defaults?	
	Reset the smart configurator perspective to its defaults:	
	Reset Perspective	No

Figure 5-6 "Reset Perspective" dialogue

Menu "Run" is removed.

💰 Smart Config	urator	—		×
File Window He	elp			
1				i 🗈   📓
			5 M	×□□
Console ×	- 8	🚨 Config	urati	×
	<b></b>			77 8.
Figure	5-7 No	Run"	menu	

5.2.5 Note on the user code protection feature will only be supported on the files that are generated by the Code Generation component

The user code protection feature will only be supported on the files that are generated by the Code Generation component. Hence, the user code protection feature is not available for non-Code Generation components.

孩 New Co	mponent			_		×
Software Co	omponent Selection					1
Select com	ponent from those available in li	st				1
Category	All					$\sim$
Function	All					$\sim$
Filter						Ē
	<u> </u>					
Compon		Short Name	Туре	Ver	si	^
H A/D C	onverter		Code Generator	1.4.	1	
🖶 Board	Support Packages v1.61	r_bsp	RL78 Software Integration System	n 1.6	1	
🖶 Capac	itive Sensing Unit driver.	r_ctsu	RL78 Software Integration System	1.40	0	
🗄 Capac	itive Sensing Unit driver.	r tkbo	RL78 Software Integration System	1.40	0	
H Clock	Output /Buzzer Output Contro		Code Generator	1.4	0	
🖶 Comp	arator		Code Generator	1.3.	1	
🖶 D/A C	onverter		Code Generator	1.3.	0	
🖶 Data T	Fransfer Controller		Code Generator	1.3.	1	
🖶 Delay	Counter		Code Generator	1.4	1	
🖶 Divide	r Function		Code Generator	1.4	1	
St ELCL A	AND		Graphical Configurator	1.1.	0	
St ELCL o	hattering prevention		Graphical Configurator	2.0.	0	
	) flip flop		Graphical Configurator	1.1.	0	
Figu	ure 5-8 Code Ger	neration	component in re	d fra	ıme	

R20UT5387EC0100 Rev.1.00 Oct.20.23



### 5.2.6 Note on FAA Configurator component does not support LLVM project

In Smart Configurator for RL78 V1.7.0 or later, FAA Configurator component was not supported for LLVM project. Though the user can add FAA Configurator component under LLVM project, but the generated FAA source code can't be built successfully and works for running and debugging.



## 6. Points for Caution

This section describes points for caution regarding the Smart Configurator for RL78 V1.8.0.

## 6.1 List of Caution

## Table 6-1 List of Caution

✓ : Applicable, -: Not Applicable

No	Description	RL78/G23	RL78/F24	RL78/G15	RL78/F23	RL78/G22	RL78/G16	RL78/G24	Remarks
	Note on the build error message such as "section .bss virtual address range overlaps with .dtc_vectortable"	1	1	-	1	1	-	~	
2	Note on the installation of the Smart Configurator	1	1	1	1	1	1	✓	
	Note on using TRDIOA0 for Input capture and TRDIOB0 for Output compare at same time	-	1	-	-	-	-	~	
4	Note on pulse width calculation of Timer RD input capture function	Ι	<	-	-	-	Ι	<	
	Note on using Touch middleware and UART communication components	1	-	-	-	-	-	-	
	Note on the include path update issue when renaming the component's configuration name	~	~	1	1	1	1	<	
	Note on TAU Input Signal High/Low level Measurement components.	1	~	1	1	1	1	~	
8	Note on C++ project of CC-RL V1.12	<	<	<	<	<	✓	✓	
	Note on browsing "Release Notes" and "Tool News" URL from the help menu	1	1	1	-	-	-	-	
10	Note on using the user code protection feature	<	<	<	<	<	✓	✓	
11	Note on IAR build error when using SMS function	1	-	-	-	-	-	-	
	Note on A/D conversion time setting after performing [Change device] or [Change resource]	~	1	1	1	1	1	1	
	Note on changing Hardware Debug Configuration on project generation wizard	1	1	1	1	1	1	✓	



### 6.2 Details of Caution

# 6.2.1 Note on the build error message such as "section .bss virtual address range overlaps with .dtc\_vectortable"

When the user uses many components and DTC component together, the generated code build might fail due to some section address overlaps.

E Console ×	🗙   🕂 🔂 🔄 📰 🚮 😑 💺 🛃 🛫 🗂	•
CDT Build Console [LLVM_R7F100GCJxLA_case1]		
<pre>ld.lld: error: section .bss virtual address ra</pre>	nge overlaps with .dtc_vectortable	~
<pre>&gt;&gt;&gt; .bss range is [0xF9F00, 0xF9F31]</pre>		
>>> .dtc_vectortable range is [0xF9F00, 0xF9F2	7	
ld.lld: error: section .bssf virtual address r	ange overlans with dtc controldata 0	
<pre>&gt;&gt;&gt; .bssf range is [0xF9F32, 0xF9F7F]</pre>	ange over taps with .ucc_controluata_o	
>>> .dtc controldata 0 range is [0xF9F40, 0xF9	F47]	
,,	1	
<pre>ld.lld: error: section .bss load address range</pre>	overlaps with .dtc_vectortable	
>>> .bss range is [0xF9F00, 0xF9F31]		
<pre>&gt;&gt;&gt; .dtc_vectortable range is [0xF9F00, 0xF9F2</pre>	7	
<pre>ld.lld: error: section .bssf load address rang</pre>	e overlans with dtc controldata 0	
<pre>&gt;&gt;&gt; .bssf range is [0xF9F32, 0xF9F7F]</pre>	e over taps with .ucc_controluata_o	
>>> .dtc controldata 0 range is [0xF9F40, 0xF9	F47]	
clang: error: ld.lld command failed with exit	code 1 (use -v to see invocation)	
makefile:110: recipe for target 'LLVM_R7F100GC		
<pre>make: *** [LLVM_R7F100GCJxLA_case1.elf] Error</pre>		
"make -j8 all" terminated with exit code 2. Bu	ild might be incomplete.	
18,00,07 Build Esiled Conserve Outperings (	took 1- RAGma)	
18:09:07 Build Failed. 2 errors, 0 warnings. (	LOOK 15.040ms)	
		$\sim$

Figure 6-1 Build error message

#### [Workaround]

The Smart Configurator cannot set ".bss" and ".bssf" section address. So user should consider to modify ".bss" and ".bssf" section address manually in "linker\_script.ld" file or change the DTC base address to avoid such section overlap error.

Configure	
Base setting	
DTC base address	0xF9F00

Figure 6-2 DTC base address setting



#### 6.2.2 Note on the installation of the Smart Configurator

Do not set more than 64 characters for the installation directory.

The user might see an error message "The specified path is too long" and will not be able to install Smart Configurator.

# 6.2.3 Note on using TRDIOA0 for Input capture and TRDIOB0 for Output compare at same time

If the user sets up TRDIOA0 for Input capture and TRDIOB0 for Output compare at the same time. Smart Configurator will output a Peripheral conflict error.

The user can ignore this Smart Configurator error message and use these two functions at the same time.

#### 6.2.4 Note on pulse width calculation of Timer RD input capture function

The pulse width calculation code is with the assumption that the counter is not cleared between two interrupts occurrence, except the input pulse width which is selected as counter clear trigger on GUI. For example, when "Clear by TRDGRAn input capture" is selected, only TRDIOAn pulse width calculation handle counter clear, other input pulse width calculation doesn't handle counter clear.

nter setting	
nter clear	Clear by TRDGRA0 input capture
<pre>tatic voidnear r_Config_TRD0_trd0_interrupt uint16_t tmrd_pul_a_our = TRDGRA0; uint16_t tmrd_pul_b_our = TRDGRB0; uint16_t tmrd_pul_c_our = TRDGRC0; uint16_t tmrd_pul_d_our = TRDGRD0; uint8_t trdier0_temp = TRDIER0; TRDIER0 = 0x000;</pre>	:(void)
<pre>/* overflow process */ if ((TRDSR0 &amp; _10_TRD_INTOV_GENERATE_FLAG) {     TRDSR0 &amp;= (uint8_t)~_10_TRD_INTOV_GENER     g_tmrd0_ovf_a += 1U;     g_tmrd0_ovf_b += 1U;     g_tmrd0_ovf_c += 1U;     g_tmrd0_ovf_d += 1U; } /* TRDGRA0 input capture interrupt */</pre>	
<pre>if ((TRDSR0 &amp; _01_TRD_INTA_GENERATE_FLAG) = {     TRDSR0 &amp;= (uint8 t)~_01_TRD_INTA_GENERA     if (0U == g_tmrd0_ovf_a)     {         g_tmrd0_active_width_a = (uint32_t)     }     else     {         {         }         }     } </pre>	ATE_FLAG;
<pre>g_tmrd0_inactive_width_a = 0UL; The p }</pre>	ulse width calculation handle counter clear.
<pre>} else {     g_tmrd0_active_width_b = (uint32_t)</pre>	
g_tmrd0_inactive_width_b = OUL; g_tmrd0_trdgrb_old = tmrh_eipilse W	vidth calculation doesn't handle counter clear.

Figure 6-3 Counter clear setting in Input capture function



#### 6.2.5 Note on using Touch middleware and UART communication components

When using Touch middleware, please do not change the name of UART components. Otherwise, due the file name mismatch will bring build error.

For example, in touch middleware select UART0 as UART channel, for UART0 component please use Config\_UART0.

Components 🚵 🖄 🖧 🖂 🖪	Configure	(1)
Sti 🕼 🐮 😈	Property	Value
V 🗁 Startup	# Parameter check	Use system default
✓ 🗁 Generic	# Support QE monitor using UART	Disable
ir_bsp✓ ▷ Drivers	# Support QE tuning using UART # UART channel	UARTO
Config_UART0		
✓ ➢ Middleware		
V 🗁 Generic		
er_ctsu		
💣 rm_touch		

Figure 6-4 Touch middleware and UART communication components

# 6.2.6 Note on the include path update issue when renaming the component's configuration name

When renaming the added component's configuration in e<sup>2</sup> studio Smart Configurator project that has selfdefined include path setting for any folder or file, include path setting for that folder or file will keep the old name setting after code generation. This will cause build error when compiling the newly generated codes so please manually update the include path.

The folder or file which has self-defined include path setting can be recognized by checking the overlay icon

 $(\stackrel{lef}{\leftarrow})$  on that folder or file. Below is an example on how to handle the include path update after renaming Compare Match Timer component configuration.




Figure 6-5 Interval Timer component configuration before renaming






Figure 6-6 The Interval Timer component configuration after renaming

Properties for Cor	fig_ADC			_	
	Paths and Symbols				⇔ ▼ ⇔ ▼ ∦
<ul> <li>Resource</li> <li>C/C++ Build</li> <li>C/C++ General</li> <li>Paths and Sym</li> <li>Preprocessor I</li> </ul>	Configuration: Hardwa		] ~	Manage C	onfigurations
Run/Debug Settir	Includes # Symbol: Languages GNU C GNU C++	Include directorie	'S	^	Add Edit
	Assembly Assembly	<pre> /\${ProjName}/ //*/ /*/ /*/ /*/ /*/ /*/ /*/ /*/ /*/</pre>	/src/smc_gen/r_config /src/smc_gen/Config_ADC /src/smc_gen/general /src/smc_gen/Config_TAU0_1		Delete Export Move Up
	Show built-in value	de Paths, Macros et	tc." property page may define additiona	l entries	Move Down
< > ?	Import Settings	Sexport Setting:	Include path for rename updated after code re-g To avoid build error, pla "Config_TAU0_1" to "N	jenerat ease m	tion. anually updat

Figure 6-7 Include path setting for the "Config\_ADC" configuration



#### 6.2.7 Note on TAU Input Signal High/Low level Measurement component

When using TAU Input Signal High/Low level Measurement component, after used noise filter function for TImn input pulse, please make sure the High/Low level width min value needs to be greater than two times the minimum value prompted on the UI.

For example, the High/Low level width min value is 0.032us (min value), when use noise filter function, the width min value should be 0.064us.

Clock setting		
Operation clock	CK00	$\sim$
Clock source	fCLK	$\sim$
(Clock frequency: 32000 kHz High-/low-leve	l width range: 0.032 (µs	) ≤ TI00 ≤ 4.096 (ms))

Figure 6-8 High/Low level width min value

#### 6.2.8 Note on CC-RL V1.12 C++ project

In CC-RL V1.12 C++ project, there are some dummy issues such as "EI()" in editor. However this is editor specification and does not affect the program operation. Please ignore it.

Smart_Co	onfigurator_CPP_Example.cpp $ imes$
2	* DISCLAIMER.
19	5
21	* File Name : Smart_Configurator_CPP_Example.cpp.
26	⊖ #ifdef cplusplus
27	extern "C" {
28	#endif
29	<pre>#include "r_smc_entry.h"</pre>
30	⊖ #ifdefcplusplus
31	}
32	#endif
33	
34	<pre>int main(void);</pre>
35	
36	⊖ int main(void)
37	
<b>3</b> 8	EI();
39	return 0;
40	}

Figure 6-9 CODAN issue in CC-RL V1.12 C++ project

#### 6.2.9 Note on browsing "Release Notes" and "Tool News" URL from the help menu

For Smart Configurator for RL78 V1.4.0 or before version, "Release Notes" and "Tools News" in the help menu cannot access the correct URL. This issue has been fixed from this version. Please access the URL below directly for Smart Configurator for RL78 V1.4.0 or before version. Release Notes: <u>https://www.renesas.com/rl78-smart-configurator-release-note</u> Tool News: <u>https://www.renesas.com/rl78-smart-configurator-tn-notes</u>

Hel	p
۲	Help Contents
	Home Page
	Release Notes
	Tool News
	API Manual
6	About

Figure 6-10 Release Notes and Tool News in Smart Configurators



#### 6.2.10 Note on using the user code protection feature

From Smart Configurator for RL78 V1.5.0 onwards, the user code protection feature will be supported for all Code Generation components. Please use the following specific tags to add user code when using the user code protection feature. If the specific tags do not match exactly, inserted user code will not be protected after the code generation.

/\* Start user code \*/

#### User code can be added between the specific tags

/\* End user code \*/

#### 6.2.11 Note on IAR build error when using SMS component

When using SMS component, if the following build error is met in IAR Embedded workbench, please check the build order setting in project [Options...] -> [Custom Build] page.

- When using IAR Embedded workbench V5.10, select "Run before compiling/assembling" (refer to Figure 1) 6-12)
- 2) When using IAR Embedded workbench V4.21, make "Run this tool before all other tools" checked (refer to Figure 6-13)

The above setting can eliminate this build error.



#### Figure 6-11 IAR build error

Category:					
General Options					
Static Analysis					
C/C++ Compiler					
Assembler	Custom Tool Co	onfiguration			
Output Converter Custom Build	Filename exte	nsions			
Build Actions		nsions.			
Linker	.smsasm	.smsasm			
Debugger COM Port	Command line:				
E1	"C:\Program	*C:\Program Files (x86)\Renesas Electronics\SMS\bin\smsasm.exe* \$FI			
E2					
E20	Output files (one per line):				
E2 Lite / E2 On-board EZ-CUBE	\$FILE_BPATH\$.h				
EZ-CUBE2					
Simulator					
тк		·			
	Additional inp	ut files (one per line):			
		A			
		~			
	Build order:	Automatic (based on input and output)			
		Automatic (based on input and output)			
		Run before compiling/assembling			
		Kun before linking			

Figure 6-12 "Build order" setting of IAR Embedded workbench V5.10




Seneral Options Static Analysis C/C++ Compiler Assembler Output Converter Custom Tool Configuration
C/C++ Compiler Assembler Output Converter
Assembler Custom Tool Configuration Output Converter
Output Converter
Custom Build Filename extensions:
Build Actions
Linker
Debugger Command line:
COM Port E1 "C:\Program Files (x86)\Renesas Electronics\SMS\bin\smsasm.exe" \$FI
F2
E20 Output files (one per line):
E2 Lite / E2 On-board \$FILE BPATH\$.h
EZ-CUBE
EZ-CUBE2
IECUBE
Simulator
TK Additional input files (one per line):
~
×
Run this tool before all other tools
Kun this tool before all other tools
0K Cancel

Figure 6-13 Custom build setting of IAR Embedded workbench V4.21

# 6.2.12 Note on A/D conversion time setting after performing [Change device] or [Change resource]

After performing [Change device] (for example, change from RL78/G23 to RL78/G24), the A/D conversion time setting can't be kept. The user should take note to reconfirm the conversion time setting as he wants.



Conversion time setting		
Conversion time mode	Normal 1	~
Conversion time	184/fCLK	~

Figure 6-15 A/D conversion time setting

When changing resource, for example from RL78/G24 normal A/D and RL78/G24 advanced A/D, the A/D conversion time can't be kept.

✓  A/D converter  Normal ADC		Conversion time setting		
> 🧀 Others > 🇀 I/O port	thers Generate code O port Output only initialization API	Please set fCLK not greater than 32MHz. Conversion time mode Normal 1		
> 📂 Communications	Change resource	Conversion time	2112/fCLK	~

Figure 6-16 [Change resource] operation



### 6.2.13 Note on changing Hardware Debug Configuration on project generation wizard

When a target board (except custom) is selected during creating a new project, please don't change the Hardware Debug Configuration manually. The reason is that the Hardware Debug Configuration has be decided by target board automatically. The user setting can't be reflected into Smart Configurator.

Toolchain Settin Language: Toolchain: Toolchain Versic	C O C++      Renesas CC-RL     v      vi.12.00	
Device Settings Target Board:	Manage Toolchains	Configurations Create Hardware Debug Configuratio COM Port (RL78) Create Debug Configuration
Endian: I Project Type: I	Little ~	RL78 Simulator

Figure 6-17 Select a target board when creating a project in e<sup>2</sup> studio



# Smart Configurator for RL78 Plug-in in e<sup>2</sup> studio 2023-10

Smart Configurator for RL78 V1.8.0

## **Revision History**

Rev.	Section	Description
1.00	-	First edition issued



#### General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

#### 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

#### 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the reset process is supplied until the power reaches the level at which resetting is specified.

#### 3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pullup power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

#### 4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external oscillator while program execution is in progress, wait until the target clock signal is stable.

#### 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

#### 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

#### 8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

#### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

#### www.renesas.com

#### onoodo.oom

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.

(Rev.5.0-1 October 2020)