Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



HITACHI SEMICONDUCTOR TECHNICAL UPDATE

DATE	_7 August 2001	No.		TN- EML - 071A/E					
ТНЕМЕ	Additional Precaution on Using the SH7046 E8000S Emulator								
CLASSIFICATION	Spec. change Supplement of Documents	∠ Limitati	ion on l	Jse					
PRODUCT NAME	SH7046 E8000S emulator Type number: HS7046EBK81H	Lot No. e	etc.	Ser. No. 0001 to 0018					
REFERENCE DOCUMENT	SH7046 E8000S Emulator User's Manual	Effective	Date	Permanent					
In the SH7046 E8000S emulator (type number: HS7046EBK81H), the following malfunction was found in the evaluation chip that has been installed.									
[Malfunction]									
	cycles (converted to system clocks) are needed in t break exception processing will be generated inste								
[Temporary Countern	neasure]								
Do not set a stack poi	inter other than in the internal RAM.								
[Precaution]									
Exchange the current 'Precautions on Using SH7046 E8000S Emulator' with the updated precaution (HS7046EBK81HE-L (D)) being attached.									
!									
	V								
	·								

Precautions on Using SH7046 E8000S Emulator

Thank you for using the SH7046 E8000S emulator. Note the following when using this E8000S emulator.

1. Operating Mode

When this emulator is used, use the operating mode described in the SH7046 Hardware Manual.

2. Restrictions Resulted from Device

The evaluation chip used in this emulator has the following restrictions.

2.1 AUD/DMAC/DTC Functions

(1) When a break condition is set for the AUD/DMAC/DTC access cycle, and when a break cycle by the STOP button is overlapped with the AUD/DMAC/DTC cycle, the AUD/DMAC/DTC may not correctly transfer the data or display the trace of the bus cycle. For details, refer to the table below.

Malfunction at Contention between the ASE Break Exception Processing and the AUD/DMAC/DTC Bus Cycle
Accessing Destination of AUD/DMAC/DTC'

	Accessing Desti	Accessing Destination of AUD/DMAC/DTC								
Operating				External Memory	Emulation					
Mode	Internal ROM	Internal RAM	Internal I/O	on User Board	Memory					
MCU expansion	Not used	Normal access	Normal access	Normal access	<u>Abnormal</u>					
mode 0 (invalid		Normal trace	Normal trace	No bus trace	access ²					
ROM mode)				<u>display</u>	No bus trace					
				•	<u>display</u>					
MCU expansion	<u>Abnormal</u>	Normal access	Normal access	Normal access	Normal access					
mode 1,2 (valid	access"2	Normal trace	Normal trace	Normal trace	Normal trace					
ROM mode)	No bus trace									
	display									
Single chip	Abnormal	Normal access	Normal access	Not used	Not used					
mode	access'2	Normal trace	Normal trace							
	No bus trace									
	display									

- Notes: 1. Accessing the internal ROM by the AUD is not guaranteed.
 - When the AUD/DMAC/DTC read cycle is contended with the ASE break exception processing, a value before the internal data bus is read. When the AUD/DMAC/DTC write cycle is contended with the ASE break exception processing, the contents in the accessing destination are not rewritten.
- (2) If the address error exception processing or interrupt (NMI, user break, H-UDI, IRQ, or internal peripheral module) exception processing and the AUD/DMAC/DTC bus cycle are overlapped, note that the MCU will overrun.

(3) If two or more access cycles (converted to system clocks) are needed in the stack destination area during hardware exception processing, software break exception processing will be generated instead of the usual exception processing.

[Temporary countermeasures by software]

- (a) To avoid malfunction (1) above, take the following temporary countermeasures.
- In MCU expansion mode 0, when the external memory is the transfer-source address of the DTC, copy the transfer data on the internal RAM and change the transfer-source address as the internal RAM.
- In MCU expansion mode 1,2, or single chip mode, when the internal ROM is the transfer-source address of the DTC, copy the transfer data on the internal RAM and change the transfer-source address as the internal RAM.
- In MCU expansion mode 0, do not access the external memory by using the AUD.
- (b) To avoid malfunction (2) above, take the following temporary countermeasure.
- Do not use the AUD, DMAC, or DTC.
- (c) To avoid malfunction (3) above, take the following temporary countermeasure.
- Do not set a stack pointer other than in the internal RAM.

2.2 Others

Restrictions on the device functions or performances also apply to this emulator.

3. Note on Installing the SH7046 E8000S Emulator Software

When this product is installed in the host computer that the SH7046 E8000S emulator software of which version is older than V1.00r1 has been installed, uninstall it before installation. (For uninstallation, refer to section 3.8, Uninstallation, in the user's manual.)

4. Restrictions on Emulator Functions

4.1 Break Function

Do not specify a break in the AUD/DMAC/DTC cycle in the internal break (Break Condition U1 to U4).

4.2 Setting Emulator Operating Conditions

Set the JTAG clock up to 10.0 MHz.