## **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPD/MCD			TN-RH8-B0111D/E	Rev.	4.00		
Title	Errata of RH850/E1x User's Manual Hardware Rev.1.20		Information Category	Technical Notification				
Applicable Product	RH850/E1x-FCC1 RH850/E1M-S RH850/E1L	Lot No.	Reference Document	Refer to the below				

## 1. Explanation

This document is errata of "RH850/E1x User's Manual Hardware Rev.1.20".

No.1 to No.101 have already been notified on the previous edition of TN-RH8-B111C/E.

No.102 to No.107 are additional items.

## [Reference Documents]

Series	Group	Title	Rev.	Document No.
RH850	E1x-FCC1	RH850/E1x-FCC1 User's Manual: Hardware	1.20	R01UH0416EJ0110
RH850	E1M-S	RH850/E1M-S User's Manual: Hardware	1.20	R01UH0466EJ0110
RH850	E1L	RH850/E1L User's Manual: Hardware	1.20	R01UH0468EJ0110



UM (page) that applies the

Errata of RH850/E1x User's Manual Hardware Rev.1.20
The changes are shown below. (Error. red. Correct blue)
PDF page (Rev.x.xxE) lists representative product E1x-FCC1. For details, refer to "UM (page) that applies the same correction" column.

				CC1. For details, refer to "UM (page) that applies the same correction" column.	1-	1	I	l.	UM (page same con	ection	T-
No.	PDF Page Rev.x.xxE) LLL	Section	Chapter title (Chart title)	Error -	Cornect Modified the multiple bits notation in bit chart to match the register contents table.	Change reason Writing Error	Notice situation  Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	Note	FCC1 ALL	E1M-S ALL	ALL
2	13	Pins	2.1.4.6 Pin-Unit Register (1) PCRn_m - Port Control Register	access to them via the PCRn_m register does not require a protection unlook sequence.  CAUTIONS  - Multiple bits in the PCRn_m register can be batch—set within the ranges described in Section 2.1.4.7. Example of Port Configuration Fibra (2). Individual Setting.  - If the bits are batch—set out of the range for setting of PCRn_m, the pin may output an unexpected signal level.	.access to them via the PCRn_m register does not require a protection unlock sequence.  CAUTIONS  - Multiple bits in the PCRn_m register can be batch-set within the ranges described in Section 2.1.4.7. Example of Port Configuration Flow (2). Individual Setting.  - When PRh_m = 1 and PRcn_m = 1. input is enabled. Configure the Pln_m/FDn_m setting in advance to prevent shoot-through current when pins are open or mid-range potential is input to them.  - If the bits are batch-set out of the range for setting of PCRn_m, the pin may output an unexpected signal level.	Additional Description	Reported on TEGNICAL UPDATE "TN-RHB- B1110/E".		113	99	98
3	241	CPU System	(1) ICTAGL - Instruction cache tag Lo access register	Bit Position   Bit Mame   Function   R/W   Value after Reset 9 to 6   -   Reserved for future expansion. When writing, always write 0 to these bits.   R   0	Bit Position   Bit Name   Function   R/W   Value after Reset 9 to 7   -   Reserved for future expansion. When writing, always write 0 to these bits.   R   10 expansion. When writing, always write 0 to these bits.   R   Undefined write 0 to these bits.   R   Undefined	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		241	203	196
4	244	CPU System	(7) ICERR - Instruction cache error register	Bit Position   Bit Name     Value After Reset 31   CISTW     0	Bit Position   Bit Name     Value After Reset 31   CISTW     Undefined	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		244	206	199
5	258	CPU System	Table 3.67 Register Contents of IPGECRUM Function of VD	This bit is set to I when a violation of peripheral device protection is detected by a program with the relevant right. Even if another violation of peripheral device protection is detected while this bit is 1, data of this IPECR register and the IPGADR register is not updated and is retained.	This bit is set to I when a violation of peripheral device protection is detected by a program with the relevant right. If another violation of peripheral device protection is detected, data of this IPGECRUM register and the IPGADRUM register is updated.	Description Change	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E" and "TN-HR8- B095A/E".		258	220	213
6	272	CPU System	Table 3.80 Features of the RH850G3K Core	N/A	Use the HALT instruction to stop the PCU when PCU is not used.	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		272	234	227
7	277	CPU System	(b) EIPSW - Status save register when acknowledging EI level exception register @PCU	bit-map 0: V	bit-map 0:2	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		277	239	232
8	779	CPU System	(d) FEPSW - Status save register when acknowledging FE level exception register @PCU	bit-map 0: V	bit-map 0:Z	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		279	241	234
9	280	CPU System	(e) PSW - Program status word register @PCU	bit-map 0:V	bit-map 0:Z	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		280	242	235
10	289	CPU System	(t) PID - Processor ID register @PCU Table 3.105 PID Register Contents Function identifier	Bit 23 to 11: Reserved Bit 10: Double-precision floating-point operation function Bit 9: Single-precision floating-point operation function Bit 8: Memory protection unit (MPU) function	Bit 23 to 9 : Reserved Bit 8: Memory protection unit (MPU) function	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		289	251	244
11	92	CPU System	(a) ISPR - Priority of interrupt being serviced register @PCU	bit-map 15, 13, 11, 9 : N/A	bit-map 15, 13, 11, 9:0	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		292	254	247
12	198	CPU System	(d) MPBRGN - MPU base region register @PCU	bit chart 4-0: MEDRON Table 2.118 MEDRON Register Contents Bit Position: 31 to 5 - 4 to 0 MPDRON	bit chart 3—0: MPGRON Table 2.118 MPGRON Register Contents Bit Position: 31 to 4 — 3 to 0 MPGRON	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	Since there is an error in the section title, No. 12 is fixed at No. 52.	298	260	253
13	98	CPU System	(e) MPTRGN - MPU end region register @PCU	bit-map 4-0: BPTROW Register Contents Bit Position: 31 to 5 - 4 to 0 MPTROW	bit-map 3-0: MPTRGN Register Contents Bit Position:31 to 4 — STRGN 8 TRGN 8 TRG	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	Since there is an error in the section title, No. 13 is fixed at No. 53.	298	260	253
14	13	Address Space	Table 4.1 Address Space	(0001 7000H to 0001 7FFFH)   (FCU firmware area (Map is switched by FCUFAREA register))*3	(0001 7000H to 0001 7FFFH)   (FCU firmware storage area (Map is switched by FCUFAREA register))*3	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		313	275	268
15	135	Interrupt	6.2.11 TIMER - Timer Interrupt Mask Enable Register	When subblock 6 of the timer D is used only as an A/D converter or a trigger output to the DFE, set the IMEO bit to 1.	When subblock 4 of the timer D is used only as a DMA trigger source, set the IME2 bit to 1. When subblock 6 of the timer D is used only as an A/D converter or a trigger output to the DFE, set the IMEO bit to 1.	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		335	297	-
16	114	DMA	7.9.2.7 DTSER2 - DTS Error Register 2	Name of Bit31 in bit chart RMADED	RAMDED	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		414	376	368
17	185	Power Supply Voltage Monitor	Table 10.1 Register Specifications	Register Name	Register Name	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		485	446	438
18		Clock Controller	11.1 Features	*The clook frequencies can be increased stepwise by software for suppressing inrush currents after release from the reset state. The division ratios for the CPU clock and the perjiberal clocks can be selected with register settings (1/4, 1/2, and 1/1).	• The clock frequencies can be increased stepwise by software for suppressing inrush currents after release from the react state. The property of the peripheral clocks, and follow the clock gear up sequence. *I Note 1. In this product, set the division ratio of the divider OAVIA to 1/1 (No division) after executing the clock gear up sequence.	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		495	456	448
19	196	Clock Controller	Table 11.1 List of Clocks	Clock Frequency Note3 N/A	Clock Frequency *3  Note 3. In this product, set the division ratio of the divider 0A/1A to 1/1 (No division) after executing the clock gear up sequence.	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		496	457	449
20		Clock Controller	11.5.1 Operation When the Divide Function Is Used	Follow the procedure given below to reduce current fluctuations produced by switching the clock signals during startup (also see Figure 11.3, Example of Sequence for Shifting the Clock Gear Up).	Follow the procedure given below to reduce current fluctuations produced by switching the clock signals during startup.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		512	473	465
21	517	Clock Controller	Table 11.16 Pin Specifications	Access Protection   N/A	Register Name   ~   AccessSize   Access Protection	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		517	478	470
22	93	RLIN2	15.3.3.15 RLN2InmLiDBRb — LIN Data Buffer b Register	For response reception: The RLM2ImmLIDEM registers hold the data received in the response field. The received data is overwritten. If an error is detected, the data prior to reception interruption is stored in the register. Do not read these registers when the FTS bit is (frame transmission or wake-up transmission/reception is started)	For response reception: The RLM21mmL IDERm registers hold the data received in the response field. The received data is overwritten. If an error is detected, the data up to the byte in which the error was detected are stored in the register. Do not read these registers when the FTS bit is 1 (frame transmission or wake-up transmission/reception is started)	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		693	654	645

UM (page) that applies the

Errata of RH850/E1x User's Manual Hardware Rev.1.20
The changes are shown below. (Error. red. Correct blue)
PDF page (Rev.x.xxE) lists representative product E1x-FCC1. For details, refer to "UM (page) that applies the same correction" column.

o. PDF (Rev 23 708	F Page ev.x.xxE)		Chapter title	Error	Correct	Change	Notice situation	Note	E1x-	E1M-S	E1L
23   708	3		(Offair Cucie)			reason			FCC1		
		RLIN2	(Chart title) 15. 13 Status Table 15. 35 shows the types of statuses	Status Status Set Condition  Header When a header field is transmitted reception end successfully.	Status Status Set Condition  Header When a header field is transmitted transmission end successfully.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		708	669	660
24 777	7	RS-CAN	available. 16.3.2.15 RSCANOGAFLPOj - Receive Rule Pointer O Register	14 13 12 11 10 0 0 GAYLINGSYRIO] —	54 13 17 11 15 30 R	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		777	738	729
25 818	3	RS-CAN	(j = 0 to 15) 16.3.2.42 RSCANOCFTISTS - Transmit/Receive FIFO Buffer	Bit chart Bit tosticon 1 CHITXIF1	8it chart Bit position 1	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		818	779	770
26 935	5	FlexRay	Transmission Interrupt Flag Status Register 17. 2. 4. 3 FLXAOFREILS -	Name of Bit9 in bit chart IBAL	11BAL		Reported on TECHNICAL		935	896	-
27 108	35	FlexRay	FlexRay Error Interrupt Line Select Register 17. 2. 13. 2	Name of Bit11, 10 in bit chart		Writing Error	UPDATE "TN-RH8- B111C/E".		1085	1049	-
			FLXAOFROTS - FlexRay Output Transfer Status Register	Bit11 FWS Bit10 OWS	Bit1 FWIS Bit10 OWIS	Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E".				
28 123		RHSB	Interrupt Status Register	Name of Bit25 in bit chart RHSBJUE	RHSBJUEF	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		1232	1193	902
29 140-	14	VI-UTA	21.4.2.8 TIOR2A - Timer I/O Control Register 2A (1) NCKGAO to 6 - Noise Canceler Clock Select G AO to 6	These bits select the count source clock of noise canceler counter: AD to 6 (NCMTGAO to 6).	These bits select the count source clock of noise canceler counters AO to 6 (NCMTAO to 6).	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	Since the correction information of E1L is missing, No. 29 is modified to No. 61.	1404	1365	106
80 141	12	ATU-IV	Table 21.23 TILRA Register Contents	Bit Position   Bit Name 6 to 0   TIALx	Bit Position   Bit Name 6 to 0   TIALOx	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		1412	1373	1073
81		ATU-IV	Only Japanese UM is	modified.		-	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".				
32 1559		ATU-IV	Register Contents	Bit Position   Bit Name 3 to 0   CMFBDx2 to CMFBDx0	Bit Position   Bit Name 3 to 0   CMFBDx3 to CMFBDxO	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		1559	1520	1220
33 163	32	ATU-IV	Table 21.117 TCR2Fx Register Contents	Bit Position   Bit Name 7 to 5   EISELEFx	Bit Position   Bit Name 7   EISELEFx	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		1632	1593	1293
34		ATU-IV	Only Japanese UM is	modified.		-	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".				
85 195			Figure 23.15 Interrupt Generation Example (1/2) (Example of HT-PWM Mode)	TREASURE 60 FT	1902-010 dl 1902-010 dl NT190-01	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	Since the correction information is missing, No. 35 is modified to No. 62.	1951	1912	1611
86 206		TAPA	24. 2. 1 Registers Overview	Register Name   Function   R/W HAPANACIS   IAPAN asymphronous control start trigger register   W HAPANACIS   IAPAN asymphronous control stop trigger register   W HAPANOPHIS   TAPAN Hi-Z start trigger register   W HAPANOPHIS   TAPAN Hi-Z stop trigger register   W	Register Name   Function   R.W   IAPANACTS   TAAN asynchronous control start trigger register   R.W   IAPANACTS   TAAN asynchronous control stop trigger register   R.W   IAPANCHST   TAAN asynchronous control stop trigger register   R.W   IAPANCHST   TAAN HI-Z start trigger register   R.W   IAPANCHST   TAAN HI-Z stop trigger register   R.W   Bit Position   Bit Name	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2062	2023	172
37 209	10	PIG	Table 25.19 PIC2DSADTENInO Register Contents (About E1L, Table No. is 25.18.)	Bit Position   Bit Name   Pic295ADIENIn15   14   Pic295ADIENIn15   14   Pic295ADIENIn16   15   Pic295ADIENIn16   16   Pic295ADIENIn17   17   Pic295ADIENIn17   17   Pic295ADIENIn17   17   Pic295ADIENIn17   18   Pic295ADIENIn10   18   Pic295ADIENIn10   19   Pic295ADIENIn109   18   Pic295ADIENIN1	Bit Position   Bit Name   Pic20SA0TeNn015   14   Pic20SA0TeNn015   Pic20SA0TeNn014   13   Pic20SA0TeNn014   Pic20SA0TeNn010   Pic20SA0TENn010   Pic20SA0TENn010   Pic20SA0TENn010   Pic20SA0TENn010   Pic20SA0TENn000   Pic20SA0TENN0000   Pic20SA0TENN0000   Pic20SA0TENN0000   Pic20SA0TENN0000   Pic20SA0TENN0000   Pic20SA0TENN00000   Pic20SA0TENN00000   Pic20SA0TENN00000   Pic20SA0TENN00000000   Pic20SA0TENN0000000000   Pic20SA0TENN0000000000000000000000000000000000	Writing Error	REPORTED ON TECHNICAL UPDATE "TN-RH8- B111C/E".		2096	2059	1754
88 2184	34	ADCB	Table 26.45 Register Address List	Note: m = 0, 1: n = 0 to 39 About E1L: m = 0 : n = 0 to 35: m = 1 : n = 0 to 31	Note: m = 0, 1; n = 00 to 39 About EIL: m = 0 : n = 00 to 35; m = 1 : n = 00 to 31	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2184	2145	1838
39 218	35	ADCB	26.10.4.1 FDRmn - Floating-Point Data Register mn	Note m = 0, 1: n = 0 to 39  About E1L: m = 0 : n = 0 to 35: m = 1 : n = 0 to 31	Note m = 0, 1: n = 00 to 39 About EIL: m = 0 : n = 00 to 35: m = 1 : n = 00 to 31	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2185	2146	183
10		Safety	Only Japanese UM is			-	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".				
11 234		Safety	Table 29.32 LRTDATBFn_PE1 Register Contents	Bit Position   Bit Name	Sit Position   Sit Name   24 to 16   LRTDATBF (2n+1)   8 to 0   LRTDATBF (2n)	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2342	2303	199
249	,		30.3.4 ECMmESSTRO (m = M/C) - ECM Master/Checker Error Source Status Register O	Bit Mame of Bit13 in bit chart ECMmSSE016	EOMnSSE013	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2497	2458	2150
13 251	11	ECM	Table 30.24 ECMPCMD1 Register Contents	Bit Position   Bit Name 31 to 18   -	Bit Position   Bit Name   31 to 8   -	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2511	2472	216-
14 E1L (UM P22	M 204)		Information	Value after Reset See Section 33.9.3.1 (3 places)	Value after Reset See Table 33.14	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	2204
15 256	67	Flash Memory	n = 1 to 4 - Product Name Storage Register Table 33.15 List of Registers	Bit Name PROMAME[31:0]	PRONANEn [31:0]	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2567	2528	220
46 E1L (UM	4	Characteristi	Related to Product Information 37.3.6 CSIH Timing	● n = 0 to 2, x = 0 to 5 (n = 0), x = 0 to 3 (n = 1, 2, 3)	● n = 0 to 2, x = 0 to 5 (n = 0), x = 0 to 3 (n = 1, 2)	Writing	Reported on TECHNICAL UPDATE "TN-RH8-		-	-	2262
P220	·		Table 37.37 ADC Converter	A/D conversion time (fOP = 20 MHz, 40 MHz)	A/D conversion time	Error	Reported on TECHNICAL		2645	2604	227
		cs	Characteristics (Depending on the product, table number is different.)			Writing Error	UPDATE "TN-RH8- B111C/E".				
18 285	53, etc	Appendix Package Dimensions	Appendix Package Dimensions	Refer to "Package Dimensions(BGA)" sheet.	Refer to "Package Dimensions(BGA)" sheet.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2853, 285 4	2812, 281 3	2451

Errata of RH850/E1x User's Manual Hardware Rev.1.20

The changes are shown below. (Error: red. Correct: blue)
PDF page (Revx.xxE) lists representative product E1x-FCC1. For details, refer to "UM (page) that applies the same correction" column

UM (page) that applies the E1M-S E1L TSG2, TAPA: One unit is incorporated individually.

Incorporates a timer unit that can control up to one 3-phase motor control (U, V, and W). TSG2, TAPA: Two units are incorporated individually.

Incorporates a timer unit that can control up to two 3-phase motor controls (U, V, and W). Reported on TECHNICAL UPDATE "TN-RH8 B111C/E". Motor control timer (TSG2) Timer option (TAPA) riting rror Table 3.76 SE6CONT | VCRE Register Contents | Notification of the detection of illegal access by the IPG and subsequent access blocking \*2 50 265 CPU System Reported on TECHNICAL UPDATE "TN-RH8-B111C/E". VCRE
Notification of the detection of illegal access by the IPG and
subsequent access blocking (including instruction fetch).\*2 hit 8 VCIE

Notification of a response to an error in the P-Bus (excluding errors in writing to the P-Bus). 51 266 CIE

Notification of a response to an error in the P-Bus (excluding rrors in writing to the P-Bus). dditional ...

Notification of access detection to an unimplemented area in un-chip I/O register (self)

Notification of a response to an error in the code flash hit 4 . Notification of a response to an error in the code flash (3) MPBRGN - MPU base region register @PCU Reported on TECHNICAL westion UPDATE "TN-RH8- title of No. 12. 52 298 CPU System oit chart 3→0 : MPBRGN Table 3.118 MPBRGN Register Contents Bit Position: 31 to 5 — 4 to 0 MPBRGN Table 3.118 MPBRGN Register Contents Bit Position: 31 to 4 — 3 to 0 MPBRGN bit-map
4-0: MPTRGN
Table 3.119 MPTRGN Register Contents
Bit Position: 31 to 5 —
4 to 0 MPTRGN Reported on TECHNICAL Section UPDATE "TN-RH8-title of No. 13. 53 298 CPU System (4) MPTRGN - MPU bit-map 3-0: MPTRGN Table 3.119 MPTRGN Register Contents Bit Position: 31 to 4 3 to 0 MPTRGN end region register @PCU riting rror Reported on TECHNICAL UPDATE "TN-RH8 B111C/E". 54 582 13.5.10 CSIH interrupt requests (3) INT\_CSIHTIC (communication status interrupt) Writing Error Figure 13.25 Generation of INT\_CSIHTIC in Job 55 583 13. 5. 10 CSIH interrupt requests ne left descriptions maked in red are deleted (3) INT\_CSIHTIC INT\_CSIHTIC (communication status interrupt) Table 13.10 Generation of INT\_CSIHTIC in Job CSIHnCTL0.CSIHnJOBE = 1: Not generated, replaced by interrupt INT\_CSIHTIJC 56 860 16. 4. 2. 6 Channel Refer to "No. 56\_Figure 16.5" Sheet. Additional Description Figure 16.5 Channel Mode State Transition Chart In channel stop mode, clocks are not supplied to channels and therefore power consumption is reduced. CAN registers can be read, but writing data to them is prohibited (except write to the CSLPR bit). Register values are retained. 16.4.2.7 Channel Stop Mode dditional Mescription Figure 16.36 RAM Test Setting Procedure 58 903 RSCANOGTSTCTR register RTME bit ←1 RSCANOGTSTCTR register RTME bit ←1 \*1 The following descriptions are added on the bottom of the chart. ote 1. Before changing to the RAMTEST mode, make sure to: 7. 2. 5. 3 FLXAOFRT2C - FlexRay Timer 2 Configuration Register 17. 2. 5. 3 FLXAOFRT2C - FlexRay Timer 2 Configuration Register 59 952 Access: This register can be read/written in 8-, 16-, or 32-bit his register is an absolute timer. Timer 2 has the same absolute imer features as timer 0. Access: This register can be read/written in 8-, 16-, or 32-bit units. 17.3.16.3 Data Structure Transfer Scheduling FLXAOFRNDATn→ FLXAOFRNDATi (2 places)
 FLXAOFRMBSCn→ FLXAOFRMBSCi Reported on TECHNICAL UPDATE "TN-RH8-B111C/E". 60 1177 • FLXAOFRNDATn (2 places) • FLXAOFRMBSCn Writing Error (1) All dedicated message buffers in ascending order 21. 4. 2. 8 TIOR2A -Timer I/O Control Register 2A (1) NCKGAO to 6 -Noise Canceler Clock Select G AO to 6 Reported on Added E1L informatio UPDATE "TN-RH8-B111C/E". 61 1404 These bits select the count source clock of noise canceler counters 40 to 6 (NCNTGAO to 6). These bits select the count source clock of noise canceler counters Ad to 6 (NCNTAO to 6). 62 1951 Figure 23.15 | Reported on TECHNICAL | Added corrections | UPDATE "TN-RH8- | of INTTSG | English | Interrupt Generation Example (1/2) (Example of HT-PWM Mode) Reported on TECHNICAL UPDATE "TN-RH8 B111C/E". 23.11.2.8 Notes Concerning Dead Time Control in HT-PWM Mode 63 2010 1971 (1) TSG2nDTCO and TSG2nDTC1 Rewriting CAUTIONS 3 Reported on TECHNICAL UPDATE "TN-RH8-B111C/E". 23. 11. 2. 8 Notes 64 2010 2010 1971 1670 (1) TSG2nDTCO and TSG2nDTC1 Rewriting CAUTIONS 4 26.5.2 ADCBmDRn Data Register n 65 2123 The following descriptions are added above the NOTE. 2123 Reported on TECHNICAL UPDATE "TN-RH8-B111C/E". AUTIONS . Note that an unintended parity error may occur when ADGBMDRI or DDGBMDRI + 1 where an A/D converted value is stored is read after my one of the following procedures (i) to (iii) is executed and efforce the A/D converted value is updated.

(i) The set value of ADGBMDGRZ.ADMIT is changed

(ii) The set value of ADGBMDRG.ADMIT is changed

(iii) The set value of ADGBMDRG.DWDRI SC: 0) in the orresponding scan group is changed from any of bl. III. 2H. 3H. or prresponding scan group is changed from any of OH, 1H, 2H, 3H, or it to 4H or 6H it to 4H or 6H it to 4H or 6H it of H). The set value of ADCBBMORN. CANCLS [2: 0] in the prresponding scan group is changed from 4H or 6H to any of OH, 1H, ddditional flower in the property of the control of th For ADCBmDR reading, ADCBmDR and ADCBmDR + 1 are to be read them 16-bit read access cocurs in ADCBmDR or ADCBmDR + 1 are to be read them 16-bit read access cocurs in ADCBmDR or ADCBmDR + 1 to make no year of (1) to (iii) in Gaution 1 is executed after scan roup completion and a scan group is executed again while COMCSMSTICH ROUGHE = 0, reading ADCBMDR in 16-or 32-bit units effore an ATD converted value is stored in ADCBmDR + 1 may result an unintended part by error.

UM (page) that applies the

Errata of RH850/E1x User's Manual Hardware Rev.1.20
The changes are shown below. (Error. red. Correct: blue)
PDF page (Rev.x.xxE) lists representative product E1x-FCC1. For details, refer to "UM (page) that applies the same correction "column.

PDF p	page (Rev.x	.xxE) lists represe	entative product E1x-F0	CC1. For details, refer to "UM (page) that applies the same correction" column.					UM (page)		es the
No.	PDF Page	Section	Chapter title	Error	Correct	Change	Notice situation	Note	E1x-	E1M-S	E1L
66	(Rev.x.xxE) 2563	Flash Memory	(Chart title) Table 33.9 FRDCYCLD Register Contents	N/A	Note: read cycle is 40MHz. In this products.	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		FCC1 2563	2524	2201
67	2605	Electrical Characteristi cs	Table 37.2 Relationship between Power Name and Pin	PinName   ~   I/O   Max. InputVoltage (V)   InputBufferType   TDO/LP00/FLSC13TX   ~   0   VCC+0.3   TTL2   DRDY/LPOCLKO   ~   0   VCC+0.3   TTL2	PinName   ~   1/0   Max. InputVoltage (V)   InputBufferType   TDO/LPDO/FLSCI3TX   ~   0   -   -	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2605	2564	2239
68	481, 483	Power Supply Circuit	9.5 Guide to Mounting on Boards with an EPT 9.5.1 OFP 9.5.2 BGA CAUTIONS (E1M-Sit, 9.5.1 BGA)	1. Values for the parasitic L and R components produced by connection of VSS are based on the assumption that VSS is supplied through a plane of the boar (with copper thickness of 35 $\mu \rm m$ and pitch of at least 1 mm for both VSS and VOD).	1. Values for the parasitic L and R components produced by connection of VSS are based on the assumption that VSS is supplied through a plane of the board (with copper thickness of 35 $\mu \rm m$ and pitch of at most 1 mm for both VSS and VDD).	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		481, 483	444	434. 436
69		RS-CAN	Table 16.2 Index	For example, a transmit/reception FIFO buffer configuration/control register is written as $RSCANOOFCCK\ (k=0\ to\ 14).$	For example, a transmit/reception FIFO buffer configuration/control register is written as $RSCANOCFCCk \ (k=0 \ to \ 11).$	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		719	680	671
70 71	778	RS-CAN RS-CAN	Only Japanese UM is 16.3.2.15 RSCANOGAFLPOj - Receive Rule Pointer O Register (j = 0 to 15)	a, modified.  GMENUMOFICS ID Bits These bits are used to select the number of a receive buffer that stores received messages having passed through the filter when the GAFLMW bit is set to 1, Set these bits to a value sa	GAFLEMBP[6:0] Bits These bits are used to select the number of a receive buffer that stores received messages having passed through the filter when the GAFLEMW bit is set to . Sat these bits to a value smaller than the setting value by the NROME[7:0] bits in the SEAMOMOMBE register.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		778	739	730
72	861	RS-CAN	16. 4. 2. 7 Channel Stop Mode	In channel stop mode, clocks are not supplied to channels and therefore power consumption is reduced. CAN registers can be read. but writing data to them is prohibited. Register values are retained.	In channel stop mode, clocks are not supplied to channels and therefore power consumption is reduced. Channel related registers can be read, but writing data to them is prohibited (except write to the CSLPR bit). Register values are retained.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		861	822	813
	E1L only (UM P1049)	ATU-IV	21.4.1 Operation	$\sim\!$	~Six event signals TIAOO to 05 are output (event outputs 1B to 10) ~	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	1049
	E1L only (UM P1050)	ATU-IV	Figure 21.6 Timer A Block Diagram	Event output 18 to 1H	Event output 18 to 16	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	1050
- 1	E1L only (UM P1086)	ATU-IV	21.5.1 Operation Edge-Interval Measuring Block	In the edge-interval measuring block, the event counter BI(TCNTBI) value is captured for the event counter BI(TCNTBI) at counter BI(TCNTBI) at counternee of any of seven external event input signals 18 to HI that are input via timer A (1CRBSO to 1CRBSO). The event counter BI(TCNTBI) is not cleared at cocurrence of any of external event input signals 18 to HM.	In the edge-interval measuring block, the event counter BI(TCNIBI) value is captured for the event counter BI(TCNIBI) at occurrence of any of six external event input signals 18 to 16 that are input signals 18 to 16 that are input cleared at occurrence of any of external event input signals 18 to 10.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	1086
	E1L only (UM P1088)	ATU-IV	Figure 21.15 Timer B Block Diagram	Event input 1H ICRB36	Event input 1G→ ICRB35	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	1088
	E1L only (UM P1105)	ATU-IV	21. 5. 2. 10 ICRB3x	Input capture registers 800 to 836 (ICR830 to ICR836) are 8-bit read-only registers. In the degelinterval measuring block, the event counter BI (ICRNEN) value is captured at cocurrence of any of seven external event inputs 18 to 1H that are input via timer A (ICR830 to ICR836). The event counter BI (ICRNEN) is not cleared at occurrence of any of external event inputs 18 to 1H.  ICR830 to ICR836 can be read only in 8-bit units.	Imput capture registers 830 to 836 (IGR830 to IGR835) are 8-bit read-only registers. In the edge;interval measuring block, the event counter B1 (IGNT81) value is captured at coourrence of any of six external event inputs 18 to 10 that are input via timer A (IGR830 to IGR835). The event counter B1 (IGNT81) is not cleared at coourrence of any of external event inputs 1B to 10.  IGR830 to IGR836 can be read only in 8-bit units.  IGR830 to IGR836 are initialized to 00ft by a reset.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	1105
	E1L only (UM P1138)	ATU-IV	21.5.3.1 Edge Interval Measuring Function and Edge Input Stopping Function	Registers ICR890 to ICRB 36 capture the TONTBI value by using the external event input 18 to IH as a trigger. ICR890 corresponds to external event input 18 and ICR891 to ICR896 correspond to respective external event inp	Note: ELL don't use IOR836 because external event inputs / outputs III is not suport.  Registers IOR830 to IOR8 35 capture the TONTB1 value by using the external event input 18 to 16 as a trigger. IOR830 corresponds to external event input 18 and IOR831 to IOR835 correspond to respective external event input 18 and IOR831 to IOR835 correspond to	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	1138
- 1	E1L only (UM P1139)	ATU-IV	Figure 21.18 Count Operation of TCNTB1 and Capture Operation of	Event input 1H (5 places) ICRB36	Event input 16 (5 places) 10RB35	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	1139
- 1	E1L only (UM P1200)	ATU-IV	ICRB3x 21.7.1 Operation Overview	Each channel includes two output pins: TODxyA for compare match output and TODxyB for one-shot pulse output. (Output pins are supported by subblocks DO to DO.)	Each channel includes two output pins: TODxyA for compare match output and TODxyB for one-shot pulse output. (Output pins are supported by subblocks DO to D4.)	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		=	-	1201
31	1548	ATU-IV	21.7.2.3 TIORIDx (2) IOADxy[1:0] - I/O Control A	~ a signal is output on pin TODxyA according to the IOADxy bits (only subblocks DO to D9).	a signal is output on pin TODxyA according to the IOADxy bits (only subblocks DO to DE).	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		1548	1509	-
82		ATU-IV	Only Japanese UM is	s modified.							
83 84 85		ATU-IV ATU-IV ATU-IV	Only Japanese UM is Only Japanese UM is Only Japanese UM is	s modified.							
	2085	PIC	25. 2. 3. 3 PIC2ADTEN5nj	bit box bit31 - 16 R/W R - R	bit box bit31 - 16 R/W R/W - R/W	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2085	2046	
	E1L only (UM P1743)	PIC	25. 2. 3. 3 PIC2ADTEN5nj	bit box bit23 - 16 R/W R - R	bit box bit23 - 16 R/W R/W - R/W	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	1743
88	2329	PIC Safety	Only Japanese UM is 29.2.3.2 List of Registers (1) List of ECC Modules Table 29.16 List of Modules	modified.  Master Side   Checker Side	Master Side+1   Obecker Side+1 Note 1. Two ECC modules are provided to support BISI, one for the master and the other for the checker. For details, refer to Section 29.7, BISI.	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2329	2290	1983
90	2318	Safety	Table 29.5 CFAPCTL Register Contents Bit Position 2	Address Parity Checker (Bank B) Test	Address Parity Checker (Bank B) Test This product does not use this bit.	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2318	2279	1972
91 :	2430	Safety	29. 3 Lockstep	N/A	29.3.3 Usage Notes Reading a register with a value that is undefined after a reset without initializing the register may lead to a look step compare wrote controlly. South registers must be initialized with the Even if the branch instruction and the subsequent instruction is issued in parallel, the look step compare error might be occurred by undefined register after the reset. It should be applied as specified below until the register which refer by subsequent instruction is initialized in case of branching in the preceding instruction. Initialized in case of branching in the preceding instruction following the branch instruction.  (It has to be added by assembler language. When C language is used, it could be optimized).	Description Change	Reported on TECHNICAL UPDATE "TN RHB- 80183C/E" (Rev. 3 ) and "TN-RHB- B111C/E".		2430	2391	2084
92	2538	OCD	Table 32.2 I/O Pins of AUDR	The Name   D2   Securities	25   Invest   100   Investigation   100	Description Change	Reported on TECHNICAL UPDATE "TN-RH8- B0228A/E" and "TN-RH8- B111C/E".		2538	2499	-
93	2549	OCD	32.5.4.3 Usage Notes on AUDR Function	Downloop to AUDINING gas stall our cycle of AUDINING has dispost their a command in super title AUDINING has not the Moreh Bullon beam removed.  When similating analysis accessed family the AUDIN, it has earn any occur due to ECC error detection.	To not single the 2500000, or will be your ADDO has object that a serviced is tiged to be ADDOS and for those figs the international control of the international	Description Change	Reported on TECHILGAL UPDATE "IN-RHS- B0228A/E" and "IN-RHS- B111C/E".		2549	2510	-
94	2550	Flash Memory	33.1 Features	Support for protection functions to protect against erroneous overwriting of the flash memory	Support for protection functions to protect against erroneous programming/erasure of the flash memory	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2550	2511	2188

UM (page) that applies the

Errata of RH850/E1x User's Manual Hardware Rev.1.20

The changes are shown below. (Error: red. Correct: blue)
PDF page (Rev.x.xxE) lists representative product E1x=FCC1. For details, refer to "UM (page) that applies the same correction" column

correction E1M-S E1L Globar title)

(Globar title)

Flash Memory 3.1 Usage Notes (3) Prohibition of overrite data in an area of flash memory additional writing after writing to the area has been completed, erase the area first Writing to a given area twice is not possible. If you want to update data in an area of flash memory after writing to the area has been completed, erase the area first Reported on TECHNICAL UPDATE "TN-RH8-B111C/E". 2532 2209 In the case of an internal or external reset during programming an erasure, wait for at least the annimum width of reset pulse once the operating voltage is within the range stipulated in the electrical characteristics before releasing the device from the reset state. In the case of an external reset during programming and erasure, wait for at least the animum without of reset pulse once the operating voltage is within the range stipulated in the electrical deharacteristics before releasing the device from the reset state. 96 2571 Writing Error Electrical Table 37.35 ADC Characteristics Reported on TECHNICAL UPDATE "TN-RH8-B111C/E". 97 E1L only (UM P2277) Digital resolution Typ. Digital resolution Typ. 2277 98 E1L on1 (UM P2284) Electrical Table 37.44
Characteristi JESD51-9 Compliant cs Board (4 layers) Reported on TECHNICAL UPDATE "TN-RH8-B111C/E". 2284 Board | 101.5 | 114.5 | 11621.75 Writing Error Electrical 37.2.11 Supply Characteristi cs Characteristics CAUTIONS


1. When the A/D converter is not used or it is in the standby state, do not open the AOVCC pin, AIVCC pin, AOVREFH pin, AIVREFH pin, ADSWREFL pin, AOVSS pin, and AIVSS pin. Reported on TECHNICAL UPDATE "TN-RH8-B111C/E". 99 2617 2617 2576 2251 CAUTIONS

1. Even if the A/D converter is not used or it is in the standby state, do not open the AOVCC pin, AIVCC pin, AOVREFH pin, ADSVREFL pin, AOSVREFL pin, AOVSS pin, and AIVSS pin. Writing Error Figure 37.12 CSIH Timing (Master Mode) CS I HnCFGx\* CSIHnCFGx Reported on TECHNICAL UPDATE "TN-RH8-B111G/E". 100 2629 2629 2588 2263 Appendix Package Dimensions S COLUMN TO SHEET E STE 16.3.2.23
RSCANORFCCx Receive FIF0
Buffer
Configuration/Cont
rol Register (x = 0 to 7) RFE Bit
Setting the RFE bit to 1 makes receive FIFO buffers available.
Clearing this bit to 0 sets the RFEMP flag in the RSCAMORFSTSX
register to 1 (the receive FIFO buffer contains no unread message
(buffer empty)). Modify this bit in global operating mode or globa
test mode. Not Bit.
Setting the RFE bit to 1 makes receive FIFO buffers available.
Clearing this bit to 0 sets the RFEMP flag in the RSCAMDMFSTEX
register to 1 (the receive FIFO buffer contains no unread message
(buffer empty). Modify this bit in global operating mode or global
test mode. 16.3.2.30
RSCANOCFCCk Transmit/Receive
Fino Buffer
Configuration/Cont
rol Register
(k = 0 to 11) 103 798 CFE Bit : Modify this bit in the following mode.
- Receive mode: Global operating mode or global test mode
- Transmit mode or gateway mode: Channel communication mode or channel halt mode dolfy this bit in the following mode. Receive mode: Global operating mode or global test mode Transmit mode or gateway mode: Channel communication mode or Hannel halt mode After all other bits in the RSCANnCFCCk register have been set, set this bit to 1 by using anotherinstruction. The RAM test function allows accesses to all CAN RAM addresses. RA initialization which is performed after resetting the MCU does not initialize all CAN RAM area. When the RAM test function is used, the RAM is divided into page 0.256 bytes each A RAM test page is selected by the RIMPS(E-0) bits in the RSCAMDGISTGFG register. Data in the set page can be read from and written to the RSCAMDGREGOT energister (= 0 to 63). The available total RAM size is 12160 bytes (2F80H). The RAM test function allows accesses to all CAN RAM addresses. RAM initialization which is performed after resetting the NOU does not initialize all CAN RAM areas. When the RAM test function is used, the RAM is divided into pages of 256 bytes each. A RAM test page is selected by the RTHMF(6:0) bits in the RSCANMODISTOFG register. Data in the set page can be read from and written to the RSCANMODISTOFG register. (2 0 to 63). The available total RAM size is 12(0 bytes (2F00M). 104 879 16. 4. 6. 6 RAM Tes modified

modified

modes where the reference input takes discrete values (e.g. AGC). matching condition specification

(APALIMMODIFI.0) or APALIMMODIFI.0) should use ">" or "<" modes are a specification of the condition of the Only Japanese UM 22.5.7.2 Matching Condition Setting 2 (ADC Input) 105 106 1867 In cases where the reference input takes discrete values (e.g. ADC), matching condition specification (APAAELMMCON[1:0] or APAAELMMCOFF[1:0]) recommend use ">" or "<" (because "=="" Writing (because "==" ecification might not have matches as expected). ecause == ecification might not have matches as expected) 107 2248 2248 2209 1902 31 30 29 28 27 26 Writing Error End of Column






Figure 16.5 Channel Mode State Transition Chart




Figure 16.5 Channel Mode State Transition Chart