Date: Jan. 20, 2023

# **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RL*-A0121A/E	Rev.	1.00	
Title	Correction for Incorrect Description Notice RI Descriptions in the User's Manual: Hardware Changed	Information Category	Technical Notification			
Applicable Product		Lot No.		RL78/G1F User's Manual: Hardware Rev. 1.13 R01UH0516EJ0113 (Dec. 2022)		
	RL78/G1F Group	All lots	Reference Document			

This document describes misstatements found in the RL78/G1F User's Manual: Hardware Rev. 1.13 (R01UH0516EJ0113).

## Corrections

Applicable Item	Applicable Page	Contents
11.3.4 Real-time clock control register 1 (RTCC1)	Page 518	Incorrect descriptions revised
Figure 11-22 Procedure for Reading Real-time Clock	Page 530	Incorrect descriptions revised
Figure 11-23 Procedure for Writing Real-time Clock	Page 531	Incorrect descriptions revised
37.3.2 Supply current characteristics	Page 1144 to Page 1147	Incorrect descriptions revised
38.3.2 Supply current characteristics	Page 1210 to Page 1213	Incorrect descriptions revised

## **Document Improvement**

The above corrections will be made for the next revision of the User's Manual: Hardware.



Corrections in the User's Manual: Hardware

		Corrections and Applicable Items						
No.		Document No.	English	R01UH0516EJ0113	document for corrections			
1	11.3.4	Real-time clock cor	trol register 1 (RTCC1)	Page 518	Page 3			
2	Figure 11-22 Procedure for Reading Real-time Clock			Page 530	Page 4			
3	Figure	11-23 Procedure fo	r Writing Real-time Clock	Page 531	Page 4			
4	37.3.2	Supply current char	acteristics	Page 1144 to Page 1147	Page 5 to Page 7			
5	38.3.2	Supply current char	acteristics	Page 1210 to Page 1213	Page 8 to Page 10			

Incorrect: Bold with underline; Correct: Gray hatched

## **Revision History**

RL78/G1F Correction for incorrect description notice

Document Number	Issue Date	Description			
TN-RL*-A0121A/E	Jan. 20, 2023	First edition issued			
		Corrections No.1 to No.5 revised (this document)			



Date: Jan. 20, 2023

## 1. 11.3.4 Real-time clock control register 1 (RTCC1) (Page 518)

#### Incorrect:

Figure 11-6. Format of Real-time Clock Control Register 1 (RTCC1) (2/2)

RIFG	Constant-period interrupt status flag				
0	Fixed-cycle interrupt is not generated.				
1	Fixed-cycle interrupt is generated.				

This flag indicates the status of generation of the fixed-cycle interrupt. When the fixed-cycle interrupt is generated, it is set to "1".

This flag is cleared when "0" is written to it. Writing "1" to it is invalid.

RWST	Wait status flag of real-time clock					
0	Counter is operating.					
1	Mode to read or write counter value					

This status flag indicates whether the setting of the RWAIT bit is valid.

Before reading or writing the counter value, confirm that the value of this flag is 1.

RWAIT	Wait control of real-time clock					
0	Sets counter operation.					
1	Stops SEC to YEAR counters. Mode to read or write counter value					

This bit controls the operation of the counter.

Be sure to write "1" to it to read or write the counter value.

As the internal counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0.

When RWAIT = 1, it takes up to one cycle of  $f_{RTC}$  until the counter value can be read or written (RWST = 1). When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event.

Date: Jan. 20, 2023

#### Correct:

Figure 11-6. Format of Real-time Clock Control Register 1 (RTCC1) (2/2)

RIFG	Constant-period interrupt status flag					
0	Fixed-cycle interrupt is not generated.					
1	Fixed-cycle interrupt is generated.					

This flag indicates the status of generation of the fixed-cycle interrupt. When the fixed-cycle interrupt is generated, it is set to "1".

This flag is cleared when "0" is written to it. Writing "1" to it is invalid.

RWST	Wait status flag of real-time clock				
0	Counter is operating.				
1	Mode to read or write counter value				
This status flag indicates whether the setting of the RWAIT bit is valid.					
This status flag indicates whether the setting of the RWAIT bit is valid.  Before reading or writing the counter value, confirm that the value of this flag is 1.					

RWAIT	Wait control of real-time clock
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value

This bit controls the operation of the counter.

Be sure to write "1" to it to read or write the counter value.

As the internal counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0. When reading or writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).

Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

When RWAIT = 1, it takes up to one cycle of  $f_{RTC}$  until the counter value can be read or written (RWST = 1). When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event.



#### RENESAS TECHNICAL UPDATE TN-RL\*-A0121A/E

## 2. Figure 11-22 Procedure for Reading Real-time Clock (Page 530)

#### Incorrect:

**Note** Be sure to confirm that RWST = 0 before setting HALT/STOP mode.

Caution Complete the series of process of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.

Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be read in any sequence. All the registers do not have to read and only some registers may be read.

## 3. Figure 11-23 Procedure for Writing Real-time Clock (Page 531)

#### Incorrect:

**Note** Be sure to confirm that RWST = 0 before setting HALT/STOP mode.

Cautions 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.

Cautions 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.

Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be written in any sequence.

All the registers do not have to be set and only some registers may be written.

Date: Jan. 20, 2023

#### Correct:

**Note** Be sure to confirm that RWST = 0 before setting HALT/STOP mode.

Caution Complete the series of process of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When reading to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).

Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be read in any sequence. All the registers do not have to read and only some registers may be read.

#### Correct:

Remark

**Note** Be sure to confirm that RWST = 0 before setting HALT/STOP mode.

Cautions 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

Cautions 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.

The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be written in any sequence. All the registers do not have to be set and only some registers may be written.



## 4. 37.3.2 Supply current characteristics (Page 1144 to Page 1147)

#### Incorrect:

37.3.2 Supply current characteristics

 $(T_A = -40 \text{ to } +85^{\circ} \text{ C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = 0 \text{ V})$ 

(1/2)

Parameter	Symbol		Conditions N							Unit
Supply	IDD1	Operating	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.4		mA
current		mode	mode Note 5	fin = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.4		
Note 1				fHOCO = 32 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.1		
				fin = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.1		
1										1

_		_							T
		fsuB = 32.768 kHz Note 4	Normal	Square wave input	4.8	7.5	l		
		T <sub>A</sub> = +70°C	operation	Resonator connection	4.8	7.5	I		
				fsuB = 32.768 kHz Note 4	Normal	Square wave input	5.4	8.9	l
				TA = +85°C	operation	Resonator connection	5.4	8.9	l

- Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DDD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DDD</sub> or V<sub>SS</sub>, EV<sub>SSD</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter. LVD circuit. I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Notes 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Notes 3. When high-speed system clock and subsystem clock are stopped.
- Notes 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1

  (Ultra-low power consumption oscillation). However, not including the current flowing into the

  RTC, 12-bit interval timer, and watchdog timer.
- **Notes 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below

HS (high-speed main) mode:  $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 32 \text{ MHz}$ 

 $2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V@1 MHz to 16 MHz}$ 

LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$  to 8 MHz

LV (low-voltage main) mode:  $1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V@1 MHz}$  to 4 MHz

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main

system clock frequency)

Remarks 2. fHood: High-speed on-chip oscillator clock frequency (64 MHz max.)

Remarks 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)

Remarks 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)

Remarks 5. Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C

Date: Jan. 20, 2023

#### Correct:

37.3.2 Supply current characteristics

 $(T_A = -40 \text{ to } +85^{\circ} \text{ C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = 0 \text{ V})$ 

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.4		mA
current		mode	mode Note 5	fin = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.4		
Note 1				fHOCO = 32 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.1		
				fiH = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.1		

_								
			fsuB = 32.768 kHz Note 4	Normal	Square wave input	4.8	7.5	
			T <sub>A</sub> = +70°C	operation	Resonator connection	4.8	7.5	
			fsuB = 32.768 kHz Note 4	Normal	Square wave input	5.4	8.9	
			T <sub>A</sub> = +85°C	operation	Resonator connection	5.4	8.9	

- Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DDO</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DDO</sub> or V<sub>SS</sub>, EV<sub>SSO</sub>. The following points apply in the HS (high-speed main), LS (low-speed main) modes, and LV (low-voltage main) mode.
  - The currents in the "TYP." column do not include the operating currents of the peripheral modules
  - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and onchip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten. In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.
- Notes 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Notes 3. When high-speed system clock and subsystem clock are stopped.
- Notes 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
- **Notes 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@} 1 \text{ MHz to } 32 \text{ MHz}$ 

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz to 16 MHz}$ 

LS (low-speed main) mode: 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 4 MHz

- Remarks 1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remarks 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remarks 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remarks 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remarks 5. Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C



 $(T_A = -40 \text{ to } +85^{\circ} \text{ C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = 0 \text{ V})$ 

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Uni
Supply current	IDD2	HALT mode	HS (high-speed main)	fnoco = 64 MHz,	V <sub>DD</sub> = 5.0 V		8.0	3.09	m/
Note 1	Note 2		mode Note.Z	fin = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		8.0	3.09	
				fHOCO = 32 MHz,	V <sub>DD</sub> = 5.0 V		0.54	2.4	
				fin = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.54	2.4	
				fhoco = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.62	2.4	
				fin = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.62	2.4	
				fnoco = 24 MHz,	V <sub>DD</sub> = 5.0 V		0.44	1.83	
				fin = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.44	1.83	
				fnoco = 16 MHz,	V <sub>DD</sub> = 5.0 V		0.4	1.38	
				fin = 16 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.4	1.38	μА
			` ' '	) fhoco = 8 MHz,	V <sub>DD</sub> = 3.0 V		260	790	
			mode Note.Z	fiH = 8 MHz Note 4	V <sub>DD</sub> = 2.0 V		260	790	
			` ,	fnoco = 4 MHz,	V <sub>DD</sub> = 3.0 V		420	830	μА
				f <sub>IH</sub> = 4 MHz Note 4 1) f <sub>MX</sub> = 20 MHz Note 3,	V <sub>DD</sub> = 2.0 V		420	830	
			HS (high-speed main)		Square wave input		0.28	1.55	mA
			mode Note.Z	V <sub>DD</sub> = 5.0 V	Resonator connection		0.49	1.74	
				f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.28	1.55	
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.49	1.74	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.19	0.86	
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.3	0.93	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.19	0.86	
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.3	0.93	
			LS (low-speed main)	f <sub>MX</sub> = 8 MHz Note 3,	Square wave input		95	640	μA
			mode Note.Z	V <sub>DD</sub> = 3.0 V	Resonator connection		145	680	
				f <sub>MX</sub> = 8 MHz Note 3,	Square wave input		95	640	
				V <sub>DD</sub> = 2.0 V	Resonator connection		145	680	

	1					
IDD3	STOP mode	T <sub>A</sub> = -40°C		0.18	0.51	ļ
Note.6	Note.8	T <sub>A</sub> = +25°C		0.24	0.51	
		T <sub>A</sub> = +50°C		0.29	1.1	
		T <sub>A</sub> = +70°C		0.41	1.9	
		T <sub>A</sub> = +85°C		0.9	3.3	

Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DDO</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DDO</sub> or V<sub>SS</sub>, EV<sub>SSO</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

Date: Jan. 20, 2023

 $(T_A = -40 \text{ to } +85^{\circ} \text{ C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = 0 \text{ V})$ 

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current		HALT mode	HS (high-speed main)	fHOCO = 64 MHz,	V <sub>DD</sub> = 5.0 V		0.8	3.09	mA
Note 1	Note 2		mode Note 6	fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.8	3.09	
				fHOCO = 32 MHz,	V <sub>DD</sub> = 5.0 V		0.54	2.4	
				fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.54	2.4	
				fhoco = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.62	2.4	
				fih = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.62	2.4	
				fnoco = 24 MHz,	V <sub>DD</sub> = 5.0 V		0.44	1.83	
				fiH = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.44	1.83	
				fHOCO = 16 MHz,	V <sub>DD</sub> = 5.0 V		0.4	1.38	
				fin = 16 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.4	1.38	
			LS (low-speed main)	fnoco = 8 MHz,	V <sub>DD</sub> = 3.0 V		260	790	μА
			mode Note 6	fiH = 8 MHz Note 4	V <sub>DD</sub> = 2.0 V		260	790	
			LV (low-voltage main)	main) fhoco = 4 MHz, fiH = 4 MHz Note 4	V <sub>DD</sub> = 3.0 V		420	830	μА
			mode Note 6		V <sub>DD</sub> = 2.0 V		420	830	
			HS (high-speed main)		Square wave input		0.28	1.55	mA
			mode Note 6	V <sub>DD</sub> = 5.0 V	Resonator connection		0.49	1.74	
				f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.28	1.55	
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.49	1.74	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.19	0.86	
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.3	0.93	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.19	0.86	
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.3	0.93	
			LS (low-speed main)	f <sub>MX</sub> = 8 MHz Note 3,	Square wave input		95	640	μА
			mode Note 6	V <sub>DD</sub> = 3.0 V	Resonator connection		145	680	
				fmx = 8 MHz Note 3,	Square wave input		95	640	
				V <sub>DD</sub> = 2.0 V	Resonator connection		145	680	

Т						
	IDD3		T <sub>A</sub> = -40°C	0.18	0.51	μА
		Note 7	T <sub>A</sub> = +25°C	0.24	0.51	
			T <sub>A</sub> = +50°C	0.29	1.1	
			T <sub>A</sub> = +70°C	0.41	1.9	
l			T <sub>A</sub> = +85°C	0.9	3.3	

Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DDO</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DDO</sub> or V<sub>SS</sub>, EV<sub>SSO</sub>. The following points apply in the HS (high-speed main), LS (low-speed main) modes, and LV (low-voltage main) mode.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and onchip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

#### RENESAS TECHNICAL UPDATE TN-RL\*-A0121A/E

- Notes 2. During HALT instruction execution by flash memory.
- Notes 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Notes 4. When high-speed system clock and subsystem clock are stopped.
- Notes 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Notes 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Notes 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz to 16 MHz}$ 

LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} (20 \text{ MHz to } 8 \text{ MHz}$ LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} (20 \text{ MHz to } 4 \text{ MHz})$ 

- **Notes.8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remarks 2. fHood: High-speed on-chip oscillator clock frequency (64 MHz max.)

  Remarks 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)

  Remarks 4. fSub: Subsystem clock frequency (XT1 clock oscillation frequency)
- **Remarks 5.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C

Date: Jan. 20, 2023

- Notes 2. During HALT instruction execution by flash memory.
- Notes 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Notes 4. When high-speed system clock and subsystem clock are stopped.
- Notes 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- Notes 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz to 16 MHz}$ 

LS (low-speed main) mode: 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V@1 MHz to 4 MHz

- Notes 7. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remarks 2. fHood: High-speed on-chip oscillator clock frequency (64 MHz max.)
  Remarks 3. fHr. High-speed on-chip oscillator clock frequency (32 MHz max.)
  Remarks 4. fSub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remarks 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C.



## 5. 38.3.2 Supply current characteristics (Page 1210 to Page 1213)

Incorrect:

38.3.2 Supply current characteristics

 $(T_A = -40 \text{ to } +105^{\circ} \text{ C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{VSS} = \text{EV}_{SS0} = 0 \text{ V})$ 

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.4		mA
current		mode	mode Note 5	fiH = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.4		
Note 1				fHOCO = 32 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.1		
				fih = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.1		

т								Г
			fsuB = 32.768 kHz Note 4	Normal	Square wave input	5.4	8.9	l
			T <sub>A</sub> = +85°C	operation	Resonator connection	5.4	8.9	l
			fsus = 32.768 kHz Note 4	Normal	Square wave input	7.2	21.0	
			T <sub>A</sub> = +105°C	operation	Resonator connection	7.3	21.1	l

- Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DDD</sub>, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO or VSS, EVSSO. The values below the MAX column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Notes 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Notes 3.** When high-speed system clock and subsystem clock are stopped.
- Notes 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Notes 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as

HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz  $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz to 16 MHz}$ 

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remarks 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.) Remarks 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.) Remarks 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)

**Remarks 5.** Except subsystem clock operation, temperature condition of the TYP, value is  $T_A = 25^{\circ}$ C

Date: Jan. 20, 2023

Correct:

38.3.2 Supply current characteristics

 $(TA = -40 \text{ to } +105^{\circ} \text{ C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = 0 \text{ V})$ 

(1/2)

Parameter	Symbol		•	Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.4		mA
current Note 1		mode	mode Note 5	fiH = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.4		
Note 1				fHOCO = 32 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.1		
				fiH = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.1		
ı										1

т								
			fsuB = 32.768 kHz Note 4	Normal	Square wave input	5.4	8.9	
			T <sub>A</sub> = +85°C	operation	Resonator connection	5.4	8.9	
			fsuB = 32.768 kHz Note 4	Normal	Square wave input	7.2	21.0	
L			T <sub>A</sub> = +105°C	operation	Resonator connection	7.3	21.1	

- Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DDD</sub>, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO or VSS, EVSSO. The following points apply in the HS (high-speed main) mode.
  - The currents in the "TYP." column do not include the operating currents of the peripheral modules
  - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and onchip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten. In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include

the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

- Notes 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Notes 3. When high-speed system clock and subsystem clock are stopped.
- Notes 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
- Notes 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as

HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$ 

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main

system clock frequency)

- Remarks 2. fhoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remarks 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remarks 4. fsua: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remarks 5. Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C



 $((T_A = -40 \text{ to } +105^{\circ} \text{ C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{VSS} = \text{EV}_{SS0} = 0 \text{ V})$ 

10	101
(Z	121

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current		HALT mode	HS (high-speed main)	fnoco = 64 MHz,	V <sub>DD</sub> = 5.0 V		0.80	4.36	mA
Note 1	Note 2		mode Note.7.	fin = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.80	4.36	
				fHOCO = 32 MHz,	V <sub>DD</sub> = 5.0 V		0.54	3.67	
				fin = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.54	3.67	
				fносо = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.62	3.42	
				fin = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.62	3.42	
				fnoco = 24 MHz,	V <sub>DD</sub> = 5.0 V		0.44	2.85	
				fiH = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.44	2.85	
		fnoco = 16 MHz,	V <sub>DD</sub> = 5.0 V		0.40	2.08			
		fin = 16 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.40	2.08			
		f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.28	2.45	mA		
			mode Note.7.	V <sub>DD</sub> = 5.0 V	Resonator connection		0.49	2.57	
				f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.28	2.45	
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.49	2.57	
			fmx = 10 MHz Note 3,	Square wave input		0.19	1.28		
		V <sub>DD</sub> = 5.0 V	Resonator connection		0.30	1.36			
		fmx = 10 MHz Note 3,	Square wave input		0.19	1.28			
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.30	1.36	

			ı					
		-	-	T <sub>A</sub> = -40°C		0.18	0.51	μΑ
4	Note.6	Note.8	TA = +25°C	0.24	0.51			
				T <sub>A</sub> = +50°C		0.29	1.10	
				T <sub>A</sub> = +70°C		0.41	1.90	
				T <sub>A</sub> = +85°C		0.90	3.30	
				T <sub>A</sub> = +105°C		3.10	17.00	

- Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DDD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DDD</sub> or V<sub>SS</sub>, EV<sub>SSD</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Notes 2. During HALT instruction execution by flash memory.
- Notes 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Notes 4. When high-speed system clock and subsystem clock are stopped.
- Notes 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Notes 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.

Date: Jan. 20, 2023

#### $(T_A = -40 \text{ to } +105^{\circ} \text{ C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{VSS} = \text{EV}_{SS0} = 0 \text{ V})$

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode	HS (high-speed main)	fnoco = 64 MHz,	V <sub>DD</sub> = 5.0 V		0.80	4.36	mA
Note 1	Note 2		fhot fin = fhot fin =	f <sub>IH</sub> = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.80	4.36	
				fhoco = 32 MHz, fin = 32 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.54	3.67	mA
					V <sub>DD</sub> = 3.0 V		0.54	3.67	
				fHOCO = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.62	3.42	
				fiH = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.62	3.42	
					V <sub>DD</sub> = 5.0 V		0.44	2.85	
					V <sub>DD</sub> = 3.0 V		0.44	2.85	
				fHOCO = 16 MHz, fiH = 16 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.40	2.08	
					V <sub>DD</sub> = 3.0 V		0.40	2.08	
			mode Note 6	f <sub>MX</sub> = 20 MHz Note 3, V <sub>DD</sub> = 5.0 V	Square wave input		0.28	2.45	
					Resonator connection		0.49	2.57	
				f <sub>MX</sub> = 20 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input		0.28	2.45	
					Resonator connection		0.49	2.57	
				f <sub>MX</sub> = 10 MHz Note 3, V <sub>DD</sub> = 5.0 V	Square wave input		0.19	1.28	
					Resonator connection		0.30	1.36	
				f <sub>MX</sub> = 10 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input		0.19	1.28	
					Resonator connection		0.30	1.36	

٦							
		IDD3		T <sub>A</sub> = -40°C	0.18	0.51	μА
		Note 7	T <sub>A</sub> = +25°C	0.24	0.51		
			T <sub>A</sub> = +50°C	0.29	1.10		
				T <sub>A</sub> = +70°C	0.41	1.90	
				T <sub>A</sub> = +85°C	0.90	3.30	
			T <sub>A</sub> = +105°C	3.10	17.00		

- Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DDO</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DDO</sub> or V<sub>SS</sub>, EV<sub>SSO</sub>. The following points apply in the HS (high-speed main) mode.
  - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
  - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and onchip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten. In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include

the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- Notes 2. During HALT instruction execution by flash memory.
- Notes 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Notes 4. When high-speed system clock and subsystem clock are stopped.
- **Notes 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).



#### RENESAS TECHNICAL UPDATE TN-RL\*-A0121A/E

Notes 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V@1 MHz to 32 MHz 2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V@1 MHz to 16 MHz

Notes 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.

**Remarks 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remarks 2. fHoo: High-speed on-chip oscillator clock frequency (64 MHz max.)

Remarks 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)

Remarks 4. fSub: Subsystem clock frequency (XT1 clock oscillation frequency)

**Remarks 5.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C

Date: Jan. 20, 2023

Notes 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as

HS (high-speed main) mode: 2.7 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V@1 MHz to 32 MHz 2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V@1 MHz to 16 MHz

Notes 7. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remarks 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)

Remarks 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)

Remarks 4. fSub: Subsystem clock frequency (XT1 clock oscillation frequency)

**Remarks 5.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C

