

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RX*-A0241B/E	Rev.	2.00
Title	RX110 Group, RX111 Group Errata to User's Manual: Hardware Regarding the Realtime Clock (RTC)		Information Category	Technical Notification		
Applicable Product	RX110 Group, RX111 Group	Lot No.	Reference Document	RX110 Group User's Manual: Hardware Rev.1.20 (R01UH0421EJ0120) RX111 Group User's Manual: Hardware Rev.1.30 (R01UH0365EJ0130)		
		All				

This document describes corrections to the "Realtime Clock (RTC)" chapter in User's Manual: Hardware for the applicable products.

Page and section numbers are based on the manual for the RX110 Group. Refer to the table on the last page for the corresponding page and section numbers in the RX111 Group.

• Page 447 of 968

A note is added to the table in (1) In calendar count mode of section 21.2.18, RTC Control Register 2 (RCR2) as follows.

Before correction

21.2.18 RTC Control Register 2 (RCR2)

(1) In calendar count mode:

Address(es): 0008 C424h

	b7	b6	b5	b4	b3	b2	b1	b0
	CNTMD	HR24	AADJP	AADJE	RTCOE	ADJ30	RESET	START
Value after reset:	x	x	x	x	0	0	0	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	START	Start	0: Prescaler and counter are stopped. 1: Prescaler and counter operate normally.	R/W
b1	RESET	RTC Software Reset	<ul style="list-style-type: none"> In writing <ul style="list-style-type: none"> 0: Writing is invalid. 1: The prescaler and the target registers for RTC software reset*1 are initialized In reading <ul style="list-style-type: none"> 0: In normal time operation, or an RTC software reset has completed. 1: During an RTC software reset 	R/W
b2	ADJ30	30-Second Adjustment	<ul style="list-style-type: none"> In writing <ul style="list-style-type: none"> 0: Writing is invalid. 1: 30-second adjustment is executed. In reading <ul style="list-style-type: none"> 0: In normal time operation, or 30-second adjustment has completed. 1: During 30-second adjustment 	R/W
b3	RTCOE	RTCOU Output Enable	0: RTCOU output disabled. 1: RTCOU output enabled.	R/W
b4	AADJE	Automatic Adjustment Enable	0: Automatic adjustment is disabled. 1: Automatic adjustment is enabled.	R/W
b5	AADJP	Automatic Adjustment Period Select	0: The RADJ.ADJ[5:0] setting value is adjusted from the count value of the prescaler every minute. 1: The RADJ.ADJ[5:0] setting value is adjusted from the count value of the prescaler every 10 seconds.	R/W
b6	HR24	Hours Mode	0: The RTC operates in 12-hour mode. 1: The RTC operates in 24-hour mode.	R/W
b7	CNTMD	Count Mode Select	0: The calendar count mode. 1: The binary count mode.	R/W

Note 1. R64CNT, RSEAR/BCNT0AR, RMINAR/BCNT1AR, RHRAR/BCNT2AR, RWKAR/BCNT3AR, RDAYAR/BCNT0AER, RMONAR/BCNT1AER, RYRAR/BCNT2AER, RYRAREN/BCNT3AER, RADJ, RCR2.ADJ30, RCR2.AADJE, RCR2.AADJP

After correction

21.2.18 RTC Control Register 2 (RCR2)

(1) In calendar count mode:

Address(es): 0008 C424h

	b7	b6	b5	b4	b3	b2	b1	b0
	CNTMD	HR24	AADJP	AADJE	RTCOE	ADJ30	RESET	START
Value after reset:	x	x	x	x	0	0	0	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	START	Start ^{*2}	0: Prescaler and counter are stopped. 1: Prescaler and counter operate normally.	R/W
b1	RESET	RTC Software Reset	<ul style="list-style-type: none"> In writing <ul style="list-style-type: none"> 0: Writing is invalid. 1: The prescaler and the target registers for RTC software reset^{*1} are initialized. In reading <ul style="list-style-type: none"> 0: In normal time operation, or an RTC software reset has completed. 1: During an RTC software reset 	R/W
b2	ADJ30	30-Second Adjustment	<ul style="list-style-type: none"> In writing <ul style="list-style-type: none"> 0: Writing is invalid. 1: 30-second adjustment is executed. In reading <ul style="list-style-type: none"> 0: In normal time operation, or 30-second adjustment has completed. 1: During 30-second adjustment 	R/W
b3	RTCOE	RTCOUT Output Enable	0: RTCOUT output disabled. 1: RTCOUT output enabled.	R/W
b4	AADJE	Automatic Adjustment Enable ^{*2}	0: Automatic adjustment is disabled. 1: Automatic adjustment is enabled.	R/W
b5	AADJP	Automatic Adjustment Period Select ^{*2}	0: The RADJ.ADJ[5:0] setting value is adjusted from the count value of the prescaler every minute. 1: The RADJ.ADJ[5:0] setting value is adjusted from the count value of the prescaler every 10 seconds.	R/W
b6	HR24	Hours Mode ^{*2}	0: The RTC operates in 12-hour mode. 1: The RTC operates in 24-hour mode.	R/W
b7	CNTMD	Count Mode Select ^{*2}	0: The calendar count mode. 1: The binary count mode.	R/W

Note 1. R64CNT, RSECAR/BCNT0AR, RMINAR/BCNT1AR, RHRAR/BCNT2AR, RWKAR/BCNT3AR, RDAYAR/BCNT0AER, RMONAR/BCNT1AER, RYRAR/BCNT2AER, RYRAREN/BCNT3AER, RADJ, RCR2.ADJ30, RCR2.AADJE, RCR2.AADJP

Note 2. After writing to this bit, confirm that its value has actually changed before proceeding with further processing. Refer to section 21.5.5, Notes on Writing to and Reading from Registers, regarding changes to the values of the AADJE, AADJP, and HR24 bits.

- Page 448 of 968

Description of the CNTMD bit in section 21.2.18, RTC Control Register 2 (RCR2) is corrected as follows.

Before correction

CNTMD Bit (Count Mode Select)

This bit specifies whether the RTC count mode is operated in calendar count mode or in binary count mode.

When setting the count mode, execute an RTC software reset and start again from the initial settings.

This bit is updated synchronously with the count source, and its value is fixed before the RTC software reset is completed.

For details on initial settings, refer to section 21.3.1, Outline of Initial Settings of Registers after Power On.

After correction

CNTMD Bit (Count Mode Select)

This bit specifies whether the RTC count mode is operated in calendar count mode or in binary count mode.

After setting the count mode, execute an RTC software reset and start again from the initial settings.

The CNTMD bit is updated in synchronization with the count source, so when the value of the CNTMD bit has been changed, check that the value of the bit has actually been updated before applying the RTC software reset. The count mode changes to that which was specified beforehand in the CNTMD bit after the RTC software reset is applied.

For details on initial settings, refer to section 21.3.1, Outline of Initial Settings of Registers after Power On.

• Page 449 of 968

A note is added to the table in (2) In binary count mode of section 21.2.18, RTC Control Register 2 (RCR2) as follows.

Before correction

(2) In binary count mode:

Address(es): 0008 C424h

	b7	b6	b5	b4	b3	b2	b1	b0
	CNTMD	—	AADJP	AADJE	RTCOE	—	RESET	START
Value after reset:	x	x	x	x	0	0	0	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	START	Start	0: The 32-bit binary counter, 64-Hz counter, and prescaler are stopped. 1: The 32-bit binary counter, 64-Hz counter, and prescaler are in normal operation.	R/W
b1	RESET	RTC Software Reset	<ul style="list-style-type: none"> In writing <ul style="list-style-type: none"> 0: Writing is invalid. 1: The prescaler and the target registers for RTC software reset*¹ are initialized In reading <ul style="list-style-type: none"> 0: In normal time operation, or an RTC software reset has completed. 1: During an RTC software reset 	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	RTCOE	RTCOU Output Enable	0: RTCOUT output disabled. 1: RTCOUT output enabled.	R/W
b4	AADJE	Automatic Adjustment Enable	0: Automatic adjustment is disabled. 1: Automatic adjustment is enabled.	R/W
b5	AADJP	Automatic Adjustment Period Select	0: Adds or subtracts the RADJ.ADJ[5:0] bits from the prescaler count value every 32 seconds 1: Adds or subtracts the RADJ.ADJ[5:0] bits from the prescaler count value every 8 seconds	R/W
b6	—	Reserved	This bit is undefined. The write value should be 0.	R/W
b7	CNTMD	Count Mode Select	0: The calendar count mode. 1: The binary count mode.	R/W

Note 1. R64CNT, RSECAR/BCNT0AR, RMINAR/BCNT1AR, RHRAR/BCNT2AR, RWKAR/BCNT3AR, RDAYAR/BCNT0AER, RMONAR/BCNT1AER, RYRAR/BCNT2AER, RYRAREN/BCNT3AER, RADJ, RCR2.ADJ30, RCR2.AADJE, RCR2.AADJP

After correction

(2) In binary count mode:

Address(es): 0008 C424h

	b7	b6	b5	b4	b3	b2	b1	b0
	CNTM D	—	AADJP	AADJE	RTCOE	—	RESET	START
Value after reset:	x	x	x	x	0	0	0	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	START	Start ^{*2}	0: The 32-bit binary counter, 64-Hz counter, and prescaler are stopped. 1: The 32-bit binary counter, 64-Hz counter, and prescaler are in normal operation.	R/W
b1	RESET	RTC Software Reset	<ul style="list-style-type: none"> In writing 0: Writing is invalid. 1: The prescaler and the target registers for RTC software reset^{*1} are initialized. In reading 0: In normal time operation, or an RTC software reset has completed. 1: During an RTC software reset 	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	RTCOE	RTCOUT Output Enable	0: RTCOUT output disabled. 1: RTCOUT output enabled.	R/W
b4	AADJE	Automatic Adjustment Enable ^{*2}	0: Automatic adjustment is disabled. 1: Automatic adjustment is enabled.	R/W
b5	AADJP	Automatic Adjustment Period Select ^{*2}	0: Adds or subtracts the RADJ.ADJ[5:0] bits from the prescaler count value every 32 seconds 1: Adds or subtracts the RADJ.ADJ[5:0] bits from the prescaler count value every 8 seconds	R/W
b6	—	Reserved	This bit is undefined. The write value should be 0.	R/W
b7	CNTMD	Count Mode Select ^{*2}	0: The calendar count mode. 1: The binary count mode.	R/W

Note 1. R64CNT, RSECAR/BCNT0AR, RMINAR/BCNT1AR, RHRAR/BCNT2AR, RWKAR/BCNT3AR, RDAYAR/BCNT0AER, RMONAR/BCNT1AER, RYRAR/BCNT2AER, RYRAREN/BCNT3AER, RADJ, RCR2.ADJ30, RCR2.AADJE, RCR2.AADJP

Note 2. After writing to this bit, confirm that its value has actually changed before proceeding with further processing. Refer to section 21.5.5, Notes on Writing to and Reading from Registers, regarding changes to the value of the AADJE and AADJP bits.

• Page 454 of 968

The setting procedure described in Figure 21.3, Clock and Count Mode Setting Procedure is corrected as follows.

Before correction




Figure 21.3 Clock and Count Mode Setting Procedure

After correction




Figure 21.3 Clock and Count Mode Setting Procedure

• Page 465 of 968

The initialization procedure described in Figure 21.12 of section 21.5.7 Initialization Procedure When the Realtime Clock is Not to be Used is corrected as follows.

Before correction




Figure 21.12 Initialization Procedure

After correction




Figure 21.12 Initialization Procedure

Page Number, Section/Figure/Table Number

Item	Page Number, Section/Figure/Table Number	
	RX110 Group	RX111 Group
Table for (1) In calendar count mode of RTC Control Register 2 (RCR2)	Page 447 21.2.18	Page 592 23.2.18
Descriptions of the CNTMD bit	Page 448 21.2.18	Page 593 23.2.18
Table for (2) In binary count mode of RTC Control Register 2 (RCR2)	Page 449 21.2.18	Page 594 23.2.18
Figure of the clock and count mode setting procedure	Page 454 Figure 21.3	Page 599 Figure 23.3
Figure of the initialization procedure when the realtime clock is not to be used	Page 465 Figure 21.12	Page 610 Figure 23.12