Date: Oct. 01, 2013

## RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-SH7-A874A/E	Rev.	1.00	
Title	SH7450 Group, SH7451 Group User's Manu Hardware Errata Rev. B	Information Category	Technical Notification			
Applicable Product	SH7450 Group, SH7451 Group	Lot No.	Reference Document	SH7450 Group, SH7451 Group User's Manual: Hardware Rev. 1.10 (R01UH0286EJ0110)		

We inform you of the corrections of "SH7450 Group, SH7451 Group User's Manual: Hardware Rev. 1.10 (Published on September 27, 2011)".

When you use "SH7450 Group, SH7451 Group User's Manual: Hardware Rev. 1.10", should be used together the attached errata.

In addition, the corrections in the following are also included in the attached errata (Rev. B).

- Technical update TN-SH7-A826A/E: Errata (Rev. A)
- Technical update TN-SH7-A859A/E: Errata to User's Manual Regarding CAN Module

Attached document: "SH7450 Group, SH7451 Group User's Manual: Hardware Rev. 1.10" Errata Rev. B – 11 sheets




Rev.	Page	Part	Contents						
			Revision History: Description of CAN is addedPage of Previous Edition: 26-49						
			-Description:  Description of the bit 1 (SDST bit) in the CANi Status Register (CiSTR) (i = 0 to 4) is corrected.						
			Error: The SDST bit is set to "1" when at least one SENTDATA bit in the CiMCTLj register is "1" regardless of the value of the CiMIER register.						
Added in	Revision History	26.3.14 CANi Status	Correction: The SDST bit is set to "1" when at least one SENTDATA bit in the CiMCTLj (j = 32 to 63) register is "1" regardless of the value of the CiMIER register.						
Rev. A	- xiii	Register	-Page of Previous Edition: 26-49						
			-Description: Description of the bit 0 (NDST bit) in the CANi Status Register (CiSTR) (i = 0 to 4)						
			is corrected.						
			Error: The NDST bit is set to "1" when at least one NEWDATA bit in the CiMCTLj register is "1" regardless of the value of the CiMIER register.						
			Correction: The NDST bit is set to "1" when at least one NEWDATA bit in the CiMCTLj (j = 0 to 63) register is "1" regardless of the value of the						
			CiMIER register.						
			Revision History: Description of FlexRay is added.						
			-Page of Previous Edition: 32-17						
			-Description: Description of the bit 24 (EDB bit) in the FlexRay Error Interrupt Register (FREIF						
			is corrected.  Error: 0: No error detected on channel B RW						
Added	Revision	32.5.1	Correction: 0: No error detected on channel B						
in	History	FlexRay Error Interrupt	-Page of Previous Edition: 32-18						
Rev. A	- XV	Register	-Description:						
			Description of the bit 9 (IIBA bit) in the FlexRay Error Interrupt Register (FREIR)						
			corrected.  Error: 0: No illegal CPU access to Output Buffer occurred						
			1: Illegal CPU access to Output Buffer occurred						
			Correction: 0: No illegal CPU access to Input Buffer occurred						
			1: Illegal CPU access to Input Buffer occurred						
			Revision History: Description of Appendix A is added.						
			-Page of Previous Edition: A-1						
Added	Revision	Appendix A CPU Operation	-Description:  Value after reset of the bit 5 (RABD bit) in the CPU Operation Mode Register						
ın Rev. A	History - xvi	Mode Register	(CPUOPM) is revised.						
		ivious regists.	Error: Value after reset of the RABD bit is "1"						
			Correction: Value after reset of the RABD bit is " 0"						
Added		32.7.1	Description of the bit 29 to 24 (PSL5 to PSL0 bit) in the FlexRay CC Status Vector						
in	32-76	FlexRay CC	Register (FRCCSV) is corrected.						
Rev. A		Status Vector	Error: Set to B'000100 when leaving HALT state.						
		Register	Correction: Set to <u>B'000000</u> when leaving HALT state.  Table 38.26 RSPI Timing: Incorrect description is corrected.						
			Error:						
			Item Symbol Min. Max. Unit Figures						
Added		Table 20.00	Data input setup time Slave $t_{SU}$ $\frac{25 + 2 \times t_{cyc}}{25 + 2 \times t_{cyc}}$ - ns 38.28 to 38.31						
in	38-33	Table 38.26 RSPI Timing							
Rev. A			Correction:						
			ItemSymbolMin.Max.UnitFiguresData inputSlavet <sub>SU</sub> 25 - 2 x t <sub>cyc</sub> -ns38.28 to						
			Slave t <sub>SU</sub> 25 - 2 x t <sub>cyc</sub> - ns 38.28 to 38.31						

Page 38-35	Figure 38.30 RSPI Timing (Slave, CPHA = "0")	MOSID to MOSI2 Input  MSB IN  Correction:  SSL00, SSL10, SSL20, Input  RSPCKD to RSPCK2 CPOL - 0 Input  RSPCKD to RSPCK2 CPOL - 1 Input  MISOD to MISO2	Slave, CPHA	A LS	BOUT LOR FOR	I <sub>TD</sub> I <sub>TD</sub> I <sub>TD</sub> I <sub>TD</sub>	MSB IN  MSB OUT
38-35	RSPI Timing (Slave,	Error:  SSL00, SSL10, SSL10, Input  RSPCKD to RSPCK2 CPCL = 0 Input  MISO0 to MISO2 Output  MOSID to MOSI2 Input  RSPCKD to RSPCK2 CPCL = 1 Input  MSB IN  Correction:  SSL00, SSL10, SSL20, Input  RSPCKD to RSPCK2 CPCL = 0 Input  MSB IN  M	SE OUT DATA	LSi	BOUT IOR FOR	MSB IN	MSB CUT
38-35	RSPI Timing (Slave,	SSL00, SSL10, SSL20, Input  RSPCK0 to RSPCK2 CPOL = 0 Input  MISO0 to MISO2 Output  MOSID to MOSI2 Input  RSPCK0 to RSPCK2 Input  MSB IN  COrrection:  SSL00, SSL10, SSL20, Input  RSPCK0 to RSPCK2 CPOL = 0 Input  MSB IN	DATA SE OUT DATA	LSi	BOUT IOR FOR	MSB IN	MSB CUT
38-35	RSPI Timing (Slave,	SSL10, SSL20, Input  RSPCKD to RSPCK2 CPCL - 0 Input  MISO0 to MISO2 Output  MOSID to MOSI2 Input  RSPCKD to RSPCK2 CPCL - 1 Input  MSB IN  Correction:  SSL00, SSL10, SSL20, Input  RSPCKD to RSPCK2 CPCL - 0 Input  MSB IN	DATA SE OUT DATA	LSi	BOUT IOR FOR	MSB IN	MSB CUT
38-35	RSPI Timing (Slave,	SSL20, Input  RSPCK0 to RSPCK2 CPOL = 0 Input  RSPCK0 to RSPCK2 CPOL = 1 Input  MISO0 to MISO2 Output  MSB IN  COrrection:  SSL00, SSL10, SSL20, Input  RSPCK0 to RSPCK2 CPOL = 0 Input  MSB IN  MSB IN  MSB IN  CORRECTION:  SSL00, SSL20, Input  RSPCK0 to RSPCK2 CPOL = 1 Input  MISO0 to MISO2 Output  MISO0 to MISO2 Output  MSD IN  MSD	DATA SE OUT DATA	LSi	BOUT IOR FOR	MSB IN	MSB CUT
38-35	RSPI Timing (Slave,	RSPCKD to RSPCK2 CPCL - D Input  RSPCKD to RSPCK2 CPCL - 1 Input  MISO0 to MISO2 Output  MOSID to MOSI2 Input  MSB IN  COrrection:  SSL00. SSL10. SSL20. Input  RSPCKD to RSPCK2 CPCL - D Input  RSPCKD to RSPCK2 CPCL - 1 Input  MISO0 to MISO2 Output  MISO0 to MISO2 Output  MSD IN	DATA SE OUT DATA	LSi	LAS LOR OF	MSB IN	MSB CUT
38-35	RSPI Timing (Slave,	RSPCK0 to RSPCK2 CPOL = 1 Input  MISO0 to MISO2 Output  MOSID to MOSI2 Input  MSB IN  COrrection:  SSL00, SSL10, SSL20, Input  RSPCK0 to RSPCK2 CPOL = 0 Input  MISO0 to MISO2 Output  MISO0 to MISO2 Output  MISO0 to MISO2 Output	DATA SE OUT DATA	LSi	LAS LOR OF	t <sub>rest</sub>	MSB IN
38-35	RSPI Timing (Slave,	MISO0 to MISO2 Output  MOSID to MOSI2 Input  MSB IN  Correction:  SSL00, SSL10, SSL20, Input  RSPCK0 to RSPCK2 CPOL = 0 Input  MISO0 to MISO2 Output  MISO0 to MISO2 Output  MOSID to MOSI2	DATA SE OUT DATA	LSi	LAS LOR OF	t <sub>rest</sub>	MSB IN
38-35	RSPI Timing (Slave,	MISO0 to MISO2 Output  MOSID to MOSI2 Input  MSB IN  Correction:  SSL00. SSL10. SSL20. Input  RSPCKD to RSPCK2 CPOL = 0 Input  MISO0 to MISO2 Output  MISO0 to MISO2 Output  MOSID to MOSI2	DATA SE OUT DATA	LSi	LAS LOR OF	t <sub>rest</sub>	MSB IN
38-35	RSPI Timing (Slave,	MISCO to MISO2 Output  MOSID to MOSI2 Input  MSB IN  COrrection:  SSL00, SSL10, SSL20, Input  RSPCKD to RSPCK2 CPOL = 0 Input  MISOD to MISO2 Output  MISOD to MOSI2	DATA SE OUT DATA	LSi	LAS LOR OF	t <sub>rest</sub>	MSB IN
38-35	RSPI Timing (Slave,	MOSID to MOSI2 Input  MSB IN  Correction:  SSL00, SSL10, SSL20, Input  RSPCKD to RSPCK2 CPCL = 0 Input  MISCO to MISO2 Output  MOSID to MOSI2	DATA BOUT DATA	LSi	LAS LOR OF	t <sub>rest</sub>	MSB IN
38-35	RSPI Timing (Slave,	MOSID to MOSI2 Imput  Correction:  SSLD0, SSL10, SSL20, Imput  RSPCKD to RSPCK2 CPOL = 0 Imput  RSPCKD to RSPCK2 CPOL = 1 Imput  MISCO to MISO2 Output  MOSID to MOSI2	SBOUT DAT.	l <sub>oo</sub>	B OUT	t <sub>iact</sub>	MSB CUT
38-35	RSPI Timing (Slave,	MOSID to MOSI2 Imput  Correction:  SSLD0, SSL10, SSL20, Imput  RSPCKD to RSPCK2 CPOL = 0 Imput  RSPCKD to RSPCK2 CPOL = 1 Imput  MISCO to MISO2 Output  MOSID to MOSI2	SBOUT DAT.	l <sub>oo</sub>	B OUT	t <sub>iact</sub>	MSB CUT
38-35	RSPI Timing (Slave,	COrrection:  SSLD0, SSL10, SSL20, Input  RSPCK0 to RSPCK2 CPCL = 0 Input  MISO0 to MISO2 Output  MOSID to MOSI2	SBOUT DAT.	l <sub>oo</sub>	B OUT	t <sub>iact</sub>	MSB CUT
00 00		SSL00, SSL10, SSL20, Input RSPCK0 to RSPCK2 CPOL = 0 Input RSPCK0 to RSPCK2 CPOL = 1 Input MISO0 to MISO2 Output  MOSID to MOSI2	SB OUT DATA	LS	B OUT COR For	t <sub>iact</sub>	MSB CUT
	CPHA = *0*)	SSL00, SSL10, SSL20, Input RSPCK0 to RSPCK2 CPOL = 0 Input RSPCK0 to RSPCK2 CPOL = 1 Input MISO0 to MISO2 Output  MOSID to MOSI2	SB OUT DATA	LS	B OUT COR For	t <sub>iact</sub>	MSB CUT
		SSL10, SSL20, Input  RSPCKD to RSPCK2 CPCL = 0 Input  RSPCKD to RSPCK2 CPCL = 1 Input  MISOD to MISO2 Output  MOSID to MOSI2	SB OUT DATA	LS	B OUT COR For	t <sub>iact</sub>	MSB CUT
		RSPCKD to RSPCK2 CPOL = 0 Input RSPCKD to RSPCK2 CPOL = 1 Input MISOD to MISO2 Output  MOSID to MOSI2	SB OUT DATA	LS	B OUT COR For	t <sub>iact</sub>	MSB CUT
		CPCL - 0 Input  RSPCK0 to RSPCK2 CPCL - 1 Input  MISO0 to MISO2 Output  MOSID to MOSI2	SB OUT DATA	LS	tor, tor	t <sub>iact</sub>	MSB CUT
		RSPCKD to RSPCK2 CPCL - 1 Input  MISCO to MISO2 Output  MOSID to MOSI2	SB OUT DATA	LS	tor, tor	1	
		MOSID to MOSI2	SB OUT DATA	LS	tor, tor	1	
		MISO0 to MISO2 Output  MOSID to MOSI2	SB OUT DATA	LS	tor, tor	1	
		MISO0 to MISO2 Output  MOSID to MOSI2	SB OUT DATA	LS	tor, tor	MSB IN	
		MOSID to MOSI2			tor, tor		
			DATA W	LSB	IN IN		MSB IN
			DATA"	LSB	IN		MSB IN
		<u> </u>					
		Table 38.29 DRI Timing (W	hen Special	Mode is	On) : Inco	rrect des	scription is
		Item	Symbol	Min.	Max.	Unit	Figures
		DIN2 to DIN4 sampling	tar	8	-	ns	38.33 to
							38.36
		release (when direct reset					
		is selected)	thr	10			-
	Table 20 20		tor	12	-	ns	
		DIN1 initialization level					
38-38	(When Special	release					
	Mode is On)	Correction:					
		Item	Symbol	Min.	Max.	Unit	Figures
		DIN2 to DIN4 sampling	tar	8	-	ns	38.33 to
		DIN1 initialization level					38.36
		release					]
			tbr	12	-	ns	
		DIN1 initialization level					
		release					
		Table 38.35 AUDR Module	Timina (PV)	c = 5.0 V	) : Incorre	ect descr	ription is
		corrected.	9 (1 70	.5 0.0 V	,	2. 4.0001	
		Error:					T
	Table 38 35	Item ALIDED output delay			_	Unit	Figures
00.40		time before AUDRCLK	AUDROLK AUDRD)	-	35	ns	38.46
<b>3</b> 8-46	Timing						
	(PVcc = 5.0 V)	Correction:		1		1	T =: 1
			Symbol td(ALIDROLE			Unit	Figures 38.46
		time after AUDRCLK	AUDRO)	-	35	IIS	JU.7U
	38-38	Table 38.35 AUDR Module Timing	corrected. Error:  Item  DIN2 to DIN4 sampling edge undefined time before DIN1 initialization level release (when direct reset is selected)  DIN2 to DIN4 sampling edge undefined time before DIN1 initialization level release  DIN2 to DIN4 sampling edge undefined time before DIN1 initialization level release  Correction:  Item  DIN2 to DIN4 sampling edge undefined time before DIN1 initialization level release  DIN2 to DIN4 sampling edge undefined time before DIN1 initialization level release  Table 38.35 AUDR Module corrected.  Error:  Item  AUDRD output delay time before AUDRCLK  Correction:  Item  AUDRD output delay  Torrection:  Item  AUDRD output delay  Item  AUDRD output delay  Item  AUDRD output delay	corrected. Error:    Item	corrected. Error:    Item	corrected. Error:    Item	Corrected. Error:    Item

Rev.	Page	Part	Contents						
	J		Table 38.36 AUDR Module Timing (PVcc = 3.3 V) : Incorrect description is corrected.  Error:						
Added		Table 38.36	ItemSymbolMin.Max.UnitFiguresAUDRD output delaytd(AUDRCLKH40ns38.46						
in Rev. A	38-47	AUDR Module Timing	time before AUDRCLK AUDRD)						
Nev. A		(PVcc = 3.3 V)	Correction:    Item						
			AUDRD output delay td(AUDRCLKH 40 ns 38.46 time after AUDRCLK AUDRD)						
Added in Rev. B	12-8	12.3.2 Flash Access Status Register (FASTAT)	Description of the bit 7 (ROMAE bit) in the Flash Access Status Register (FAS is corrected.  Error: An access command is issued to an address other than ROM program/erase addresses H'FD80 0000 to H'FD9F FFFF when user boot MAT is selected.  Correction: An access command is issued to an address other than ROM program/erase addresses H'FD80 0000 to H'FD80 7FFF when user boot MAT is selected.  Figure 12.8 Command State Transitions in ROM Read Mode and P/E Mode:						
Added in Rev. B	12-23	Figure 12.8 Command State Transitions in ROM Read Mode and P/E Mode	Incorrect description is corrected.  Error:  ROM read mode  FENTRY = H0001  FENTRY = H0002  When set from the access miss state  ROM P/E mode (command input wait)  Command input wait)  Correction:  ROM read mode  FENTRYE = H0001  ROM read mode  FENTRYE = H0002  When set from the access miss state  Command input wait)  FENTRYE = H0001  FENTRYE = H0002  ROM P/E mode (command input wait)						
Added in Rev. B	12-36	12.9.4 Reset during Programming or Erasure	Description of Reset during Programming or Erasure is addedDescription:  When a hardware reset by "L" level input to the RESET# pin, switching the power off, or a FCU reset by setting the FRESET bit in the FRESETR regis executed during programming or erasure, the whole data in the programming erasure area becomes undefined. When the data in an area have become undefined, erase the area before using it again.						

Rev.	Page	Part	Contents  Description of the bit 5 (MOISS bit) in the DSBI Din Control Designator (SBIDSD) in
Added in Rev. B	24-9	24.3.3 RSPli Pin Control Register (SPiPCR)	Description of the bit 5 (MOIFE bit) in the RSPIi Pin Control Register (SPiPCR) is corrected.  Error:  - When the MOIFE bit is cleared to "0", RSPIi outputs on the MOSIi pin the last data unit from the previous serial transfer during the SSL negation period.  - 0: MOSIi output value equals final data from previous transfer  Correction: - When the MOIFE bit is cleared to "0", RSPIi outputs the final output level of the previous serial transfer to the MOSIi pin during the SSL negation period (When the CPHA bit is "0", MOSIi output value is undefined).  - 0: MOSIi output value equals final output level from previous transfer (When the CPHA bit is "0", MOSIi output value is undefined)
Added in Rev. B	24-24	24.3.13 RSPli Command Registers 0 to 3 (SPiCMD0 to SPiCMD3)	Description of the bit 13 (SPNDEN bit) in the RSPIi Command Registers 0 to 3 (SPiCMD0 to SPiCMD3) is corrected.  Error: - If the SPNDEN bit is "0", the RSPIi sets the next-access delay to 1 RSPCK 0: A next-access delay of 1 RSPCK  Correction: - If the SPNDEN bit is "0", the RSPIi sets the next-access delay to 1 RSPCK + 2 Pck 0: A next-access delay of 1 RSPCK + 2 Pck
Added in Rev. B	24-28	Table 24.7 MOSli Signal Value Determination during SSL Negation Period	Table 24.7 MOSli Signal Value Determination during SSL Negation Period: Incorrect description is corrected.  Error:  MOIFE MOIFV MOSli Signal Value during SSL Negation Period  0 0,1 Final data from previous transfer  1 0 Always "L"  1 1 Always "H"  Correction:  MOIFE MOIFV MOSli Signal Value during SSL Negation Period  MOIFE MOIFV MOSli Signal Value during SSL Negation Period  0 0,1 Final output level of the previous transfer (When the CPHA bit is "0", MOSli output value is undefined)  1 0 Always "L"  1 1 Always "H"
Added in Rev. B	24-34	Figure 24.11 RSPI Transfer Format (CPHA = "0")	Figure 24.11 RSPI Transfer Format (CPHA = "0") : Incorrect description is corrected.  Error:    Start



Rev.	Page	Part	Contents
			The value after reset of the bit 4 in the CANi Clock Select Register (CiCLKR) (i = to 4) is corrected.  Error:
			Bit: 7 6 5 4 3 2 1 0
			CCLKS
			After Reset: 0 0 0 <u>0</u> 0 0 0
			<after h'c<="" reset:="" td=""></after>
			After Bit Abbreviation Reset R W Description
Added in	26-16	26.3.2 CANi Clock Select Register	4 - 0 ? 0 Reserved Bit Should be written with "0" and read as undefined value.
Rev. B	20 10	(CiCLKR)	Correction:
		(i = 0 to 4)	Bit: 7 6 5 4 3 2 1 0
			CCLKS
			After Reset: 0 0 0 Undefined 0 0 0
			<after reset:="" td="" undefine<=""></after>
			After
			Bit Abbreviation Reset R W Description
			4 – <u>Undefined</u> ? 0 Reserved Bit Should be written with "0" and read as
			undefined value.
			Setting value of the bit 7 to 0 (CiRFPCR bit) in the CANi Receive FIFO Pointer
			Control Register (CiRFPCR) (i = 0 to 4) is corrected.
			Error: After
		26.3.11 CANi Receive	Bit Abbreviation Reset R W Description
Added in	26-42	FIFO Pointer	7 to 0 CiRFPCR Undefined R W The CPU-side pointer for the receive FIFO is incremented by writing "H'FF"
Rev. B	20-42	Control Register (CiRFPCR)	Correction:
		(i = 0 to 4)	After Bit Abbreviation Reset R W Description
			7 to 0 CiRFPCR Undefined ? W The CPU-side pointer for the receive
			FIFO is incremented by writing "H'FF"
			Setting value of the bit 7 to 0 (CiTFPCR bit) in the CANi Transmit FIFO Pointer Control Register (CiTFPCR) (i = 0 to 4) is corrected.  Error:
		26.3.13	After
			Bit Abbreviation Reset R W Description
۸ ططمط		CANi Transmit	
	26-46	FIFO Pointer	7 to 0 CiTFPCR Undefined R W The CPU-side pointer for the transmi
in	26-46	FIFO Pointer Control Register	FIFO is incremented by writing "H'FF"
in	26-46	FIFO Pointer	
in	26-46	FIFO Pointer Control Register (CiTFPCR)	FIFO is incremented by writing "H'FF"  Correction:  After Bit Abbreviation Reset R W Description
Added in Rev. B	26-46	FIFO Pointer Control Register (CiTFPCR)	FIFO is incremented by writing "H'FF"  Correction:  After

RENESA	S TECHNIC	CAL UPDATE T	N-SH7-A874A/E			Date: October 1, 2013
Rev.	Page	Part				Contents
Rev. Added in Rev. B	Page 26-57	Part  26.3.20 CANi Error Interrupt Factor Judge Register (CiEIFR) (i = 0 to 4)	Description of the B (CiEIFR) (i = 0 to 4 Error:  Bit Abbreviation 7 BLIF  Correction:  Bit Abbreviation 7 BLIF	After Reset 0	R V	Contents  it) in the CANi Error Interrupt Factor Judge Register
						<ul> <li>After this bit is set to "0" from "1", recessive bits are detected (bus lock is resolved).</li> <li>After this bit is set to "0" from "1", the CAN module enters CAN reset mode and then enters CAN operation mode again (internal reset).</li> <li>No bus lock detected</li> <li>Bus lock detected</li> </ul>
						1. Dus non detended

Rev.	Page	Part	Contents					
			Table 26.9 Operation in CAN Reset Mode and CAN Halt Mode: Incorrect description is corrected.					
			Error:	corrected.				
			Mode	Receiver	Transmitter	Bus-Off		
			CAN reset mode (forcible transition)	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode without waiting for the end of message transmission.	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.		
			CANM = "11"  CAN reset mode  CANM = "01"	CAN module enters CAN	CAN module enters CAN	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.		
			Notes: *1 If sever transmi	CAN module enters CAN halt mode after waiting for the end of message reception*2*3.  t: Bit in CiCTLR register (i = 0 to all messages are requested to be ssion. In a case that the CAN re	CAN module enters CAN halt mode after waiting for the end of message transmission* 1*4.	[When the BOM bit is "00"]  A halt request from a program will be acknowledged only after bus-off recovery.  [When the BOM bit is "01"]  CAN module enters automatically to CAN halt mode without waiting for the end of bus-off recovery (regardless of a halt request from a program).  [When the BOM bit is "10"]  CAN module enters automatically to CAN halt mode after waiting for the end of bus-off recovery (regardless of a halt request from a program).  [When the BOM bit is "11"]  CAN module enters CAN halt mode (without waiting for the end of bus-off recovery) if a halt is requested by a program during bus-off.  ccurs after the completion of the first ring suspend transmission, mode e CAN module becomes a receiver.		
Added in	26-74	Table 26.9 Operation in CAN Reset	*2 If the C, the CiE *3 If a CAI halt mo *4 If a CAI	AN bus is locked <u>at the</u> dominar IFR register. N bus error occurs during recept de.	nt level, the program can detect tion after CAN halt mode is requ curs during transmission after C	ested, the CAN mode transits to CAN  AN reset mode or CAN halt mode is		
Rev. B		Mode and CAN Halt Mode	Mode	Receiver	Transmitter	Bus-Off		
		Tian mode	CAN reset mode (forcible transition) CANM = "11"	CAN module enters CAN reset mode without waiting for the end of message reception.	t CAN module enters CAN rese mode without waiting for the e of message transmission.			
			CAN reset mode CANM = "01"	CAN module enters CAN reset mode without waiting for the end of message reception.	t CAN module enters CAN rese mode after waiting for the end message transmission.* <sup>1</sup> * <sup>4</sup> .	t CAN module enters CAN reset of mode without waiting for the end of bus-off recovery.		
			CAN halt mode	CAN module enters CAN halt mode after waiting for the end of message reception.* <sup>2</sup> * <sup>3</sup> .	CAN module enters CAN halt mode after waiting for the end message transmission.*1*2*4.	[When the BOM bit is "00"]  of A halt request from a program will be acknowledged only after bus-off recovery.  [When the BOM bit is "01"]  CAN module enters automatically to CAN halt mode without waiting for the end of bus-off recovery (regardless of a halt request from a program).  [When the BOM bit is "10"]  CAN module enters automatically to CAN halt mode after waiting for the end of bus-off recovery (regardless of a halt request from a program).  [When the BOM bit is "11"]  CAN module enters CAN halt mode (without waiting for the end of bus-off recovery) if a halt is requested by a program during bus-off.		
			Notes: *1 If sever: transmis transitio *2 If the Consideration	ssion. In a case that the CAN re on occurs when the bus is idle, th AN bus is locked <u>in</u> dominant <u>sta</u>	e transmitted, mode transition o set mode is being requested du ne next transmission ends, or th ate, the program can detect this	ccurs after the completion of the first ring suspend transmission, mode e CAN module becomes a receiver. state by monitoring the BLIF bit in the the CAN bus is locked in dominant		
			*3 If a CAN halt mode dominal *4 If a CAN request	N bus error occurs during recept de. <u>However, the CAN module ont state.</u> N bus error or arbitration lost occ	does not enter CAN halt mode we curs during transmission after C requested operating mode. How	ested, the CAN module enters CAN then the CAN bus is locked in  AN reset mode or CAN halt mode is rever, the CAN module does not enter		



Rev.	Page	Part	Contents
1.00.	. agc	i dit	28.3 Register Descriptions : Incorrect description is corrected.
Added in Rev. B	28-11	28.3 Register Descriptions	Error:  These flags are used to enable DMA transfer requests. Set these flags to "1" to enable a DMA transfer request, and set them to "0" to disable a request.  To prevent incorrect DMA operation, only rewrite these bits from the DMA transfer masked state to the DMA transfer enabled state when DRI acquisition is enabled (DRIiDCAPCNT.DCPEN bit = "1"). Do not rewrite from the DMA transfer enabled state to the DMA transfer masked state when DRI acquisition is enabled, since that can result in a DMA request not being handled.  Correction:  These flags are used to enable DMA transfer requests. Set these flags to "1" to enable a DMA transfer request, and set them to "0" to disable a DMA transfer request.  To prevent incorrect DMA operation, only rewrite these bits from the DMA transfer request masked state to the DMA transfer request enabled (DRIiDCAPCNT.DCPEN bit = "1"). Do not rewrite from the DMA transfer request enabled state to the DMA transfer request masked state when DRI acquisition is enabled, since that can result in a DMA transfer request not being handled.
Added in Rev. B	28-16	28.3.4 DRIODIN DMA Transfer Enable Register (DRIODINDEN)	28.3.4 DRI0DIN DMA Transfer Enable Register (DRI0DINDEN): Incorrect description is corrected.  Error: Also note that it is only possible to rewrite the DRI0DINDEN register bits from the transfer masked state to the transfer enabled state when DRI acquisition is enabled (DRIIDCAPCNT.DCPEN bit = "1"). Do not rewrite from the transfer enabled state to the transfer masked state when DRI acquisition is enabled.  Correction: Also note that it is only possible to rewrite the DRI0DINDEN register bits from the DMA transfer request masked state to the DMA transfer request enabled (DRIIDCAPCNT.DCPEN bit = "1"). Do not rewrite from the DMA transfer request enabled state to the DMA transfer request masked state when DRI acquisition is enabled.
Added in Rev. B	28-21	28.3.8 DRI0DEC DMA Transfer Enable Register (DRI0DECDEN)	28.3.8 DRIODEC DMA Transfer Enable Register (DRIODECDEN): Incorrect description is corrected.  Error: If a DMA transfer request mask (disable) setting and an internal DMA transfer request occur at the same time, the DMA transfer request mask (disable) setting takes precedence. Also note that it is only possible to rewrite the DRIODECDEN register bits from the transfer masked state to the transfer enabled state when DEC counter operation is enabled (DRIDECNCNT.DECNEN bit = "1"). Do not rewrite from the transfer enabled state to the transfer masked state when DEC counter operation is enabled.  Correction: If a DMA transfer request mask (disable) setting and an internal DMA transfer request occur at the same time, the DMA transfer request mask (disable) setting takes precedence. Also note that it is only possible to rewrite the DRIODECDEN register bits from the DMA transfer request masked state to the DMA transfer request enabled state when DEC counter operation is enabled (DRIDECNCNT.DECNEN bit = "1"). Do not rewrite from the DMA transfer request enabled state to the DMA transfer request masked state when DEC counter operation is enabled.



RENESAS	S TECHNI	CAL UPDATE T	N-SH7-A874A/E	Date: October 1, 2013
Rev.	Page	Part	Contents	
Added in Rev. B	28-27	28.3.12 DRI0 DMA Transfer Enable Register (DRI0TRMDEN)	28.3.12 DRI0 DMA Transfer Enable Register (DRI0TRM) description is corrected.  Error: Controls the enabled/disabled states for D transfer requests. If one of these bits is see DMA transfer request signal output is enamask (disable) is set at the same time as request, the DMA transfer mask (disable) note that when DRI acquisition is enabled bit = "1"), the DRI0TRMDEN register may transfer masked state to the transfer enabled any bits in this register from the transfer enabled state when DRI acquisition.  Correction: Controls the enabled/disabled states for D transfer requests. If one of these bits is seen DMA transfer request signal output is enamask (disable) is set at the same time as request, the DMA transfer mask (disable) note that when DRI acquisition is enabled bit = "1"), the DRI0TRMDEN register may DMA transfer request masked state to the enabled state. Do not rewrite any bits in transfer request enabled state to the DMA state when DRI acquisition is enabled.	DRIO transfer related DMA et to "1", the corresponding bled. If a DMA transfer an internal DMA transfer takes precedence. Also (DRIDCAPCNT.DCPEN only be rewritten from the bled state. Do not rewrite nabled state to the on is enabled.  DRIO transfer related DMA et to "1", the corresponding bled. If a DMA transfer an internal DMA transfer takes precedence. Also (DRIDCAPCNT.DCPEN only be rewritten from the DMA transfer request is register from the DMA.
Added in Rev. B	32-13	32.4.1 FlexRay Operation Control Register (FXROC)	Description of the bit 2 (FBSEN bit) in the FlexRay Opera (FXROC) is corrected.  Error: - FRNVMn - FRNVMn  Correction: - FRNMVn - FRNMVn	ation Control Register
Added in Rev. B	32-139	32.12.5 Configuration of NIT Start and Offset Correction Start	32.12.5 Configuration of NIT Start and Offset Correction description is corrected.  Error: For the FlexRay module the offset correct the OCS bit in the FRGTUC4 register of the FRGTUC4 register + 1 = k+1.  Correction: For the FlexRay module the offset correct the OCS bit in the FRGTUC4 register ≥ the register + 1 = k+1.	ion start is required to be ne NIT bit int the ion start is required to be
Added in Rev. B	32-145	Table 32.8 State Transitions of FlexRay overall state Machine	Table 32.8 State Transitions of FlexRay overall state Madescription is corrected.  Error:  T# Condition From  T1 Hard reset All states  T2 Command CONFIG, bits CMD3 to CMD0 in the FRSUCC1 register = B'0001  : : : : : : : : : : : : : : : : : : :	To  DEFALT CONFIG  FIG CONFIG  :  DEFALT CONFIG  To  DEFAULT CONFIG

